VDD = 12 V to 16.5 V, V<" />
參數(shù)資料
型號(hào): EVAL-AD7323CBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 36/37頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD7323CBZ
標(biāo)準(zhǔn)包裝: 1
系列: iCMOS®
ADC 的數(shù)量: 1
位數(shù): 12
采樣率(每秒): 500k
數(shù)據(jù)接口: 串行
輸入范圍: ±10 V
在以下條件下的電源(標(biāo)準(zhǔn)): 17mW @ 500kSPS
工作溫度: -40°C ~ 85°C
已用 IC / 零件: AD7323
已供物品:
相關(guān)產(chǎn)品: AD7323BRUZ-REEL-ND - IC ADC 12BIT+SAR 4CHAN 16-TSSOP
AD7323BRUZ-REEL7-ND - IC ADC 12BIT+ SAR 4CHAN 16TSSOP
AD7323BRUZ-ND - IC ADC 12BIT+ SAR 4CHAN 16TSSOP
Data Sheet
AD7323
Rev. B | Page 7 of 36
TIMING SPECIFICATIONS
VDD = 12 V to 16.5 V, VSS = 12 V to 16.5 V, VCC = 2.7 V to 5.25 V, VDRIVE = 2.7 V to 5.25 V, VDRIVE ≤ VCC, VREF = 2.5 V to 3.0 V
internal/external, TA = TMAX to TMIN. Timing specifications apply with a 32 pF load, unless otherwise noted.1
Table 3.
Limit at TMIN, TMAX
Parameter
VCC < 4.75 V
VCC = 4.75 V to 5.25 V
Unit
Description
fSCLK
50
kHz min
10
MHz max
tCONVERT
16 × tSCLK
ns max
tSCLK = 1/fSCLK
tQUIET
75
60
ns min
Minimum time between end of serial read and next falling edge of CS
t1
12
5
ns min
Minimum CS pulse width
25
20
ns min
CS to SCLK set-up time; bipolar input ranges (±10 V, ±5 V, ±2.5 V)
45
35
ns min
Unipolar input range (0 V to 10 V)
t3
26
14
ns max
Delay from CS until DOUT three-state disabled
t4
57
43
ns max
Data access time after SCLK falling edge
t5
0.4 × tSCLK
ns min
SCLK low pulse width
t6
0.4 × tSCLK
ns min
SCLK high pulse width
t7
13
8
ns min
SCLK to data valid hold time
t8
40
22
ns max
SCLK falling edge to DOUT high impedance
10
9
ns min
SCLK falling edge to DOUT high impedance
t9
4
ns min
DIN set-up time prior to SCLK falling edge
t10
2
ns min
DIN hold time after SCLK falling edge
tPOWER-UP
750
ns max
Power-up from autostandby
500
s max
Power-up from full shutdown/autoshutdown mode, internal reference
25
s typ
Power-up from full shutdown/autoshutdown mode, external reference
1
Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDRIVE) and timed from a voltage level of 1.6 V.
2
When using the 0 V to 10 V unipolar range, running at 500 kSPS throughput rate with t2 at 20 ns, the mark space ratio must be limited to 50:50.
ADD1
1
2
3
4
5
13
14
15
16
WRITE
REG
SEL1
REG
SEL2
LSB
MSB
ADD0
SIGN
DB11
DB10
DB2
DB1
DB0
t2
t6
t4
t9
t10
t3
t7
t5
t8
t1
tQUIET
tCONVERT
SCLK
CS
DOUT
THREE-
STATE
THREE-STATE
DIN
ZERO
2 IDENTIFICATION BITS
05400-
002
DON’T
CARE
Figure 2. Serial Interface Timing Diagram
相關(guān)PDF資料
PDF描述
VI-B6N-EY CONVERTER MOD DC/DC 18.5V 50W
ABC07DREF CONN EDGECARD 14POS .100 EYELET
ECC50DJWN CONN EDGECARD 100POS .100X.200
VI-B6M-EY CONVERTER MOD DC/DC 10V 50W
EVAL-AD7725CBZ BOARD EVALUATION FOR AD7725
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7324CB 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD7324CBZ 功能描述:BOARD EVALUATION FOR AD7324CBZ RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7327CB 制造商:AD 制造商全稱:Analog Devices 功能描述:500 kSPS, 8-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD7327CBZ 功能描述:BOARD EVALUATION FOR AD7327 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
EVAL-AD7327SDZ 功能描述:BOARD EVAL FOR AD7327SDZ RoHS:否 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件