參數(shù)資料
型號： EVAL-AD7321CBZ
廠商： Analog Devices Inc
文件頁數(shù)： 26/37頁
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD7321
標準包裝： 1
系列： iCMOS®
ADC 的數(shù)量： 1
位數(shù)： 12
采樣率（每秒）： 500k
數(shù)據(jù)接口： 串行
輸入范圍： ±10 V
在以下條件下的電源（標準）： 17mW @ 500kSPS
工作溫度： -40°C ~ 85°C
已用 IC / 零件： AD7321
已供物品： 板，CD
相關(guān)產(chǎn)品： AD7321BRUZ-REEL-ND - IC ADC 12BIT+SAR 2CHAN 14-TSSOP
AD7321BRUZ-REEL7-ND - IC ADC 12BIT+ SAR 2CHAN 14TSSOP
AD7321BRUZ-ND - IC ADC 12BIT+ SAR 2CHAN 14TSSOP
Data Sheet
AD7321
Rev. B | Page 31 of 36
SERIAL INTERFACE
Figure 50 shows the timing diagram for the serial interface of
the AD7321. The serial clock applied to the SCLK pin provides
the conversion clock and controls the transfer of information to
and from the AD7321 during a conversion.
The CS signal initiates the data transfer and the conversion
process. The falling edge of CS puts the track-and-hold into
hold mode and takes the bus out of three-state. Then the analog
input signal is sampled. Once the conversion is initiated, it
requires 16 SCLK cycles to complete.
The track-and-hold goes back into track mode on the 14th SCLK
rising edge. On the 16th SCLK falling edge, the DOUT line returns
to three-state. If the rising edge of CS occurs before 16 SCLK cycles
have elapsed, the conversion is terminated, and the DOUT line
returns to three-state. Depending on where the CS signal is brought
high, the addressed register may be updated.
Data is clocked into the AD7321 on the SCLK falling edge. The
three MSBs on the DIN line are decoded to select which register
is being addressed. The control register is a 12-bit register. If the
control register is addressed by the three MSBs, the data on the
DIN line is loaded into the control on the 15th SCLK falling
edge. If the range register is addressed, the data on the DIN line is
loaded into the addressed register on the 11th SCLK falling edge.
Conversion data is clocked out of the AD7321 on each SCLK
falling edge. Data on the DOUT line consists of two leading
ZEROs, a channel identifier bit, a sign bit, and a 12-bit conversion
result. The channel identifier bit is used to indicate which channel
corresponds to the conversion result. The first ZERO bit is clocked
out on the CS falling edge, and the second bit is clocked out on
the first SCLK falling edge.
ZERO
1
2
3
4
5
13
14
15
16
WRITE
ZERO
REG
SEL
LSB
DON’T
CARE
MSB
ADD0
SIGN
DB11
DB10
DB2
DB1
DB0
t2
t6
t4
t9
t10
t3
t7
t5
t8
t1
tQUIET
tCONVERT
SCLK
CS
DOUT
THREE-
STATE
THREE-STATE
DIN
ZERO
IDENTIFICATION BIT
05399-
036
Figure 50. Serial Interface Timing Diagram (Control Register Write)
相關(guān)PDF資料
PDF描述
AD9714-DPG2-EBZ ADC 8BIT DUAL 40LFCSP
EBA15DCBT CONN EDGECARD 30POS R/A .125 SLD
EEM28DTKD CONN EDGECARD 56POS DIP .156 SLD
EBA24DCBN CONN EDGECARD 48POS R/A .125 SLD
EBM11DSEF CONN EDGECARD 22POS .156 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD7322CB1 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Software Selectable True Bipolar Input, 2-Channel, 12-Bit Plus Sign ADC
EVAL-AD7322CBZ 功能描述:BOARD EVALUATION FOR AD7322 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7323CB 制造商:AD 制造商全稱:Analog Devices 功能描述:500 kSPS, 4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
EVAL-AD7323CBZ 功能描述:BOARD EVALUATION FOR AD7323CBZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
EVAL-AD7324CB 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*