- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17056 > EVAL-AD7321CBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7321 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7321CBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/37頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD7321 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | iCMOS® |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 500k |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±10 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 17mW @ 500kSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD7321 |
| 已供物品： | 板，CD |
| 相關(guān)產(chǎn)品： | AD7321BRUZ-REEL-ND - IC ADC 12BIT+SAR 2CHAN 14-TSSOP AD7321BRUZ-REEL7-ND - IC ADC 12BIT+ SAR 2CHAN 14TSSOP AD7321BRUZ-ND - IC ADC 12BIT+ SAR 2CHAN 14TSSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Data Sheet
AD7321
Rev. B | Page 19 of 36
TYPICAL CONNECTION DIAGRAM
Figure 32 shows a typical connection diagram for the AD7321.
In this configuration, the AGND pin is connected to the analog
ground plane of the system, and the DGND pin is connected to
the digital ground plane of the system. The analog inputs on the
AD7321 are configured to operate in single-ended, true
differential, or pseudo differential mode. The AD7321 can operate
with either an internal or external reference. In Figure 32, the
AD7321 is configured to operate with the internal 2.5 V
reference. A 680 nF decoupling capacitor is required when
operating with the internal reference.
The VCC pin can be connected to either a 3 V supply voltage or a
5 V supply voltage. The VDD and VSS are the dual supplies for the
high voltage analog input structures. The voltage on these pins
must be equal to or greater than the highest analog input range
selected on the analog input channels (see Table 6). The VDRIVE
pin is connected to the supply voltage of the microprocessor.
The voltage applied to the VDRIVE input controls the voltage of
the serial interface. VDRIVE is set to 3 V or 5 V.
AD7321
VCC
VDD1
SERIAL
INTERFACE
C/P
VIN0
VIN1
REFIN/OUT
CS
DOUT
VDRIVE
SCLK
DIN
DGND
10F
0.1F
+
10F
0.1F
+
10F
0.1F
+
ANALOG INPUTS
±10V, ±5V, ±2.5V
0V TO +10V
+15V
–15V
680nF
VSS1
VCC + 2.7V TO 5.25V
1MINIMUM VDD AND VSS SUPPLY VOLTAGES
DEPEND ON THE HIGHEST ANALOG INPUT
RANGE SELECTED.
AGND
10F
0.1F
+
+3V SUPPLY
05399-
025
Figure 32. Typical Connection Diagram
ANALOG INPUT
Single-Ended Inputs
The AD7321 has a total of two analog inputs when operating
the AD7321 in single-ended mode. Each analog input is
independently programmed to one of the four analog input
ranges. In applications where the signal source is high
impedance, it is recommended to buffer the signal before
applying it to the ADC analog inputs. Figure 33 shows the
configuration of the AD7321 in single-ended mode.
AD73211
VIN+
V+
V–
VDD
VSS
VCC
5V
AGND
1ADDITIONAL PINS OMITTED FOR CLARITY.
05399-
026
Figure 33. Single-Ended Mode Typical Connection Diagram
True Differential Mode
The AD7321 can have one true differential analog input pair.
Differential signals have some benefits over single-ended
signals, including better noise immunity based on the common-
mode rejection of the device and improvements in distortion
performance. Figure 34 defines the configuration of the true
differential analog inputs of the AD7321.
AD73211
VIN+
VIN–
1ADDITIONAL PINS OMITTED FOR CLARITY.
05399-
027
Figure 34. True Differential Inputs
The amplitude of the differential signal is the difference
between the signals applied to the VIN+ and VIN pins in
each differential pair (VIN+ VIN). VIN+ and VIN should
be simultaneously driven by two signals each of amplitude
±4 × VREF (depending on the input range selected) that
are 180° out of phase. Assuming the ±4 × VREF mode, the
amplitude of the differential signal is 20 V to +20 V p-p
(2 × 4 × VREF), regardless of the common mode.
The common mode is the average of the two signals
(VIN+ + VIN)/2
and is, therefore, the voltage on which the two input signals are
centered.
This voltage is set up externally, and its range varies with
reference voltage. As the reference voltage increases, the
common-mode range decreases. When driving the differential
inputs with an amplifier, the actual common-mode range is
determined by the output swing of the amplifier. If the
differential inputs are not driven from an amplifier, the
common-mode range is determined by the supply voltage on
the VDD supply pin and the VSS supply pin.
When a conversion takes place, the common mode is rejected,
resulting in a noise-free signal of amplitude 2 × (4 × VREF) to
+2 × (4 × VREF) corresponding to digital codes 4096 to +4095.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9714-DPG2-EBZ | ADC 8BIT DUAL 40LFCSP |
| EBA15DCBT | CONN EDGECARD 30POS R/A .125 SLD |
| EEM28DTKD | CONN EDGECARD 56POS DIP .156 SLD |
| EBA24DCBN | CONN EDGECARD 48POS R/A .125 SLD |
| EBM11DSEF | CONN EDGECARD 22POS .156 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7322CB1 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Software Selectable True Bipolar Input, 2-Channel, 12-Bit Plus Sign ADC |
| EVAL-AD7322CBZ | 功能描述:BOARD EVALUATION FOR AD7322 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7323CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:500 kSPS, 4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC |
| EVAL-AD7323CBZ | 功能描述:BOARD EVALUATION FOR AD7323CBZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:iCMOS® 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| EVAL-AD7324CB | 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。