參數(shù)資料
型號(hào): EVAL-AD5390EBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 3/44頁(yè)
文件大?。?/td> 0K
描述: BOARD EVALUATION FOR AD5390
產(chǎn)品培訓(xùn)模塊: DAC Architectures
標(biāo)準(zhǔn)包裝: 1
DAC 的數(shù)量: 16
位數(shù): 14
采樣率(每秒): 125k
數(shù)據(jù)接口: 串行
設(shè)置時(shí)間: 8µs
DAC 型: 電壓
工作溫度: -40°C ~ 85°C
已供物品: 板,CD
已用 IC / 零件: AD5390
相關(guān)產(chǎn)品: AD5390BCPZ-3-REEL7-ND - IC DAC 14BIT 16CH 3V I2C 64LFCSP
AD5390BCPZ-5-ND - IC DAC 14BIT 16CHAN 5V 64LFCSP
AD5390BSTZ-3-ND - IC DAC 14BIT 16CHAN 3V 52LQFP
AD5390BCPZ-5-REEL7-ND - IC DAC 14BIT 16CHAN 5V 64LFCSP
AD5390BCPZ-5-REEL-ND - IC DAC 14BIT 16CHAN 5V 64LFCSP
AD5390BCPZ-3-REEL-ND - IC DAC 14BIT 16CHAN 3V 64LFCSP
AD5390BSTZ-5-ND - IC DAC 14BIT I2C 16CH 52-LQFP
AD5390BCPZ-3-ND - IC DAC 14BIT I2C 16CH 3V 64LFCSP
Data Sheet
AD5390/AD5391/AD5392
Rev. E | Page 11 of 44
TIMING CHARACTERISTICS
SERIAL SPI-, QSPI-, MICROWIRE-, AND DSP-COMPATIBLE INTERFACE
DVDD = 2 V to 5.5 V; AVDD = 2.7 V to 5.5 V; AGND = DGND = 0 V. All specifications TMIN to TMAX, unless otherwise noted.
Table 6. 3-Wire Serial Interface1
Parameter2, 3
Limit at TMIN, TMAX
Unit
Description
t1
33
ns min
SCLK cycle time
t2
13
ns min
SCLK high time
t3
13
ns min
SCLK low time
t4
13
ns min
SYNC falling edge to SCLK falling edge setup time
13
ns min
24th SCLK falling edge to SYNC falling edge
33
ns min
Minimum SYNC low time
t7
10
ns min
Minimum SYNC high time
t7
50
ns min
Minimum SYNC high time in readback mode
t8
5
ns min
Data setup time
t9
4.5
ns min
Data hold time
30
ns max
24th SCLK falling edge to BUSY falling edge
t11
670
ns max
BUSY pulse width low (single channel update)
20
ns min
24th SCLK falling edge to LDAC falling edge
t13
20
ns min
LDAC pulse width low
t14
2
μs max
BUSY rising edge to DAC output response time
t15
0
ns min
BUSY rising edge to LDAC falling edge
t16
100
ns min
LDAC falling edge to DAC output response time
t17
8
s typ
DAC output settling time, AD5390/AD5392
t17
6
s typ
DAC output settling time, AD5391
t18
20
ns min
CLR pulse width low
t19
40
s max
CLR pulse activation time
20
ns max
SCLK rising edge to SDO valid
5
ns min
SCLK falling edge to SYNC rising edge
8
ns min
SYNC rising edge to SCLK rising edge
20
ns min
SYNC rising edge to LDAC falling edge
1
Guaranteed by design and characterization, not production tested.
2
All input signals are specified with tr = tf = 5 ns (10% to 90% of VCC) and timed from a voltage level of 1.2 V.
3
4
Standalone mode only.
5
Daisy-chain mode only.
SDO
SCLK
SYNC
DIN
LDAC
t1
24
48
t3
t2
t21
t22
t7
t4
t8
t9
DB23
DB0
DB23
DB0
INPUT WORD FOR DAC N
INPUT WORD FOR DAC N+1
UNDEFINED
INPUT WORD FOR DAC N
t20
t23
t13
DB23
03773-
002
Figure 2. Serial Interface Timing Diagram (Daisy-Chain Mode)
相關(guān)PDF資料
PDF描述
MIC2026-1YM TR IC SW DISTRIBUTION 2CHAN 8SOIC
EVAL-AD5680EBZ BOARD EVAL FOR AD5680
NRS6010T1R5MMGF INDUCTOR POWER 1.5UH 1.9A SMD
0210490965 CABLE JUMPER 1.25MM .030M 27POS
NR6045T680M INDUCTOR 68UH 900MA 20% SMD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5391EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk 制造商:Rochester Electronics LLC 功能描述:
EVAL-AD5391EBZ 功能描述:BOARD EVALUATION FOR AD5391 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5392EB 制造商:Analog Devices 功能描述:EVAL BD FOR 8-/16CH, 3V/5 V, SERL INPUT, SGL-SUPPLY,12-/14BI - Bulk
EVAL-AD5392EBZ 功能描述:BOARD EVAL FOR AD5392 RoHS:是 類別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5398AEBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:120 mA, Current Sinking, 10-Bit, I2C DAC