- 您現在的位置：買賣IC網 > PDF目錄17065 > EVAL-AD5379EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD5379 PDF資料下載
參數資料
| 型號： | EVAL-AD5379EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 13/29頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR AD5379 |
| 產品培訓模塊： | DAC Architectures |
| 標準包裝： | 1 |
| DAC 的數量： | 40 |
| 位數： | 14 |
| 采樣率（每秒）： | 50k |
| 數據接口： | 串行，并聯 |
| 設置時間： | 20µs |
| DAC 型： | 電壓 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | 板，CD |
| 已用 IC / 零件： | AD5379 |
| 相關產品： | AD5379ABCZ-ND - IC DAC 14BIT 40CHAN 108CSPBGA AD5379ABC-ND - IC DAC 14BIT 40CH 108-CSPBGA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
AD5379
Rev. B | Page 19 of 28
VBIAS FUNCTION
The AD5379 has an on-chip voltage generator that provides a
bias voltage of 4.25 V (minimum). The VBIAS pin is provided for
bypassing and overdriving purposes only. It is not intended to
be used as a supply or a reference. If VREF(+) > 4.25 V, VBIAS must
be pulled high externally to an equal or higher potential (such
as 5 V). The external voltage source should be capable of
driving a 50 μA (typical) current sink load.
REFERENCE SELECTION
The voltages applied to VREF(+) and VREF() determine the
output voltage range and span on VOUT0 to VOUT39. If the
offset and gain features are not used (m and c are left at their
power-on values), the required reference levels can be
calculated as follows:
VREF(+)min = (VOUTmax VOUTmin)/3.5
VREF()max = (AGND + VOUTmin)/2.5
If the offset and gain features of the AD5379 are used, then the
required output range is slightly different. The chosen output
range should take into account the offset and gain errors that
need to be trimmed out. Therefore, the chosen output range
should be larger than the actual, required range.
The required reference levels can be calculated as follows:
1.
Identify the nominal output range on VOUT.
2.
Identify the maximum offset span and the maximum gain
required on the full output signal range.
3.
Calculate the new maximum output range on VOUT
including the expected, maximum offset and gain errors.
4.
Choose the new required VOUTmax and VOUTmin, keeping
the new VOUT limits centered on the nominal values and
assuming REFGND is zero (or equal to AGND). Note that
VDD and VSS must provide sufficient headroom.
5.
Calculate the values of VREF(+) and VREF() as follows:
VREF(+)min = (VOUTmax VOUTmin)/3.5
VREF()max = (AGND + VOUTmin)/2.5
In addition, when using reference values other than those
suggested (VREF(+) = 5 V and VREF() = 3.5 V), the expected
offset error component changes to
VOFFSET = 0.125 × (VREF()A + 0.7 × VREF(+)A)
where:
VREF()A is the new negative reference value.
VREF(+)A is the new positive reference value.
If this offset error is too large to calibrate, then adjust the
negative reference value to account for this using the following
equation:
VREF()NEW = VREF()A VOFFSET/2.625
Reference Selection Example
Nominal Output Range = 10 V; (2 V to +8 V)
Offset Error = ±100 mV;
Gain Error = ±3%;
REFGND = AGND = 0 V;
1) Gain Error = ±3%;
=> Maximum Positive Gain Error = +3%
=> Output Range incl. Gain Error = 10 + 0.03(10) = 10.3 V
2) Offset Error = ±100 mV;
=> Maximum Offset Error Span = 2(100) mV = 0.2 V
=> Output Range including Gain Error and
Offset Error = 10.3 + 0.2 = 10.5 V
3) VREF(+) and VREF() Calculation:
Actual Output Range = 10.5 V, that is, 2.25 V to +8.25 V
(centered);
=> VREF(+) = (8.25 + 2.25)/3.5 = 3 V
VREF() = 2.25/+2.5 = 0.9 V
If the solution yields inconvenient reference levels, the user can
adopt one of three approaches:
Use a resistor divider to divide down a convenient, higher
reference level to the required level.
Select convenient reference levels above VREF(+)min or below
VREF()max. Modify the gain and offset registers to digitally
downsize the references. In this way, the user can use
almost any convenient reference level, but may reduce
performance by overcompaction of the transfer function.
Use a combination of these two approaches.
相關PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD5452EBZ | BOARD EVAL FOR AD5452 |
| EBA22DRMH | CONN EDGECARD 44POS .125 SQ WW |
| ACM03DRXN | CONN EDGECARD 6POS DIP .156 SLD |
| ESA06DTKT-S288 | CONN EDGECARD 12POS .125 EXTEND |
| RSM08DRUI | CONN EDGECARD 16POS DIP .156 SLD |
相關代理商/技術參數 |
參數描述 |
|---|---|
| EVAL-AD5380EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk |
| EVAL-AD5380EBZ | 功能描述:BOARD EVAL FOR AD5380 RoHS:是 類別:編程器，開發(fā)系統 >> 評估板 - 數模轉換器 (DAC) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數量:4 位數:12 采樣率（每秒）:- 數據接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5381EB | 制造商:Analog Devices 功能描述:EVAL KIT FOR 40-CH, 3V/5 V, SGL-SUPPLY, 12-BIT, VOLT OUTPUT - Bulk 制造商:Rochester Electronics LLC 功能描述: |
| EVAL-AD5382EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk 制造商:Rochester Electronics LLC 功能描述: |
| EVAL-AD5382EBZ | 功能描述:BOARD EVAL FOR AD5382 RoHS:是 類別:編程器，開發(fā)系統 >> 評估板 - 數模轉換器 (DAC) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數量:4 位數:12 采樣率（每秒）:- 數據接口:串行，SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購，3分鐘左右您將得到回復。