參數(shù)資料
型號: EPM7256AETI144-7N
廠商: Altera
文件頁數(shù): 26/64頁
文件大?。?/td> 0K
描述: IC MAX 7000 CPLD 256 144-TQFP
產(chǎn)品變化通告: Bond Wire Change 4/Sept/2008
標(biāo)準(zhǔn)包裝: 180
系列: MAX® 7000A
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1): 7.5ns
電壓電源 - 內(nèi)部: 3 V ~ 3.6 V
邏輯元件/邏輯塊數(shù)目: 16
宏單元數(shù): 256
門數(shù): 5000
輸入/輸出數(shù): 120
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 144-LQFP
供應(yīng)商設(shè)備封裝: 144-TQFP(20x20)
包裝: 托盤
其它名稱: 544-2063
EPM7256AETI144-7N-ND
32
Altera Corporation
MAX 7000A Programmable Logic Device Data Sheet
Figure 11. MAX 7000A Timing Model
The timing characteristics of any signal path can be derived from the
timing model and parameters of a particular device. External timing
parameters, which represent pin-to-pin timing delays, can be calculated
as the sum of internal parameters. Figure 12 shows the timing relationship
between internal and external delay parameters.
f See Application Note 94 (Understanding MAX 7000 Timing) for more
information.
Logic Array
Delay
t LAD
Output
Delay
t OD3
t OD2
t OD1
t XZ
Z
t X1
t ZX2
t ZX3
Input
Delay
t IN
Register
Delay
t SU
t H
t PRE
t CLR
t RD
t COMB
t FSU
t FH
PIA
Delay
t PIA
Shared
Expander Delay
t SEXP
Register
Control Delay
t LAC
t IC
t EN
I/O
Delay
t IO
Global Control
Delay
t GLOB
Internal Output
Enable Delay
t IOE
Parallel
Expander Delay
t PEXP
Fast
Input Delay
t FIN
相關(guān)PDF資料
PDF描述
RS-0509D CONV DC/DC 2W 4.5-9VIN +/-09V
VE-2V0-CY-F1 CONVERTER MOD DC/DC 5V 50W
GNT428ABG PWR SUP UNIV IMP 28VDC 14.3ADC
GEM08DRSD CONN EDGECARD 16POS DIP .156 SLD
EPM7256AETI144-7 IC MAX 7000 CPLD 256 144-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM7256AFC256-10 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Altera Corporation 功能描述:
EPM7256AFC256-12 制造商:Rochester Electronics LLC 功能描述:- Bulk
EPM7256AFC256-7 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Altera Corporation 功能描述:
EPM7256AFI256-10 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Altera Corporation 功能描述:
EPM7256AQC208-10 制造商:Altera Corporation 功能描述:COMPLEX-EEPLD, 256-CELL, 10NS PROP DELAY, 208 Pin, Plastic, QFP