- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19591 > EPM7032BLC44-3 (Altera)IC MAX 7000 CPLD 32 44-PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | EPM7032BLC44-3 |
| 廠商： | Altera |
| 文件頁數(shù)： | 8/66頁 |
| 文件大小： | 0K |
| 描述： | IC MAX 7000 CPLD 32 44-PLCC |
| 標(biāo)準(zhǔn)包裝： | 130 |
| 系列： | MAX® 7000B |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時(shí)間 tpd(1)： | 3.5ns |
| 電壓電源 - 內(nèi)部： | 2.375 V ~ 2.625 V |
| 邏輯元件/邏輯塊數(shù)目： | 2 |
| 宏單元數(shù)： | 32 |
| 門數(shù)： | 600 |
| 輸入/輸出數(shù)： | 36 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC（16.58x16.58） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
16
Altera Corporation
MAX 7000B Programmable Logic Device Data Sheet
Programming Sequence
During in-system programming, instructions, addresses, and data are
shifted into the MAX 7000B device through the TDI input pin. Data is
shifted out through the TDO output pin and compared against the
expected data.
Programming a pattern into the device requires the following six ISP
stages. A stand-alone verification of a programmed pattern involves only
stages 1, 2, 5, and 6.
1.
Enter ISP. The enter ISP stage ensures that the I/O pins transition
smoothly from user mode to ISP mode. The enter ISP stage requires
1ms.
2.
Check ID. Before any program or verify process, the silicon ID is
checked. The time required to read this silicon ID is relatively small
compared to the overall programming time.
3.
Bulk Erase. Erasing the device in-system involves shifting in the
instructions to erase the device and applying one erase pulse of
100 ms.
4.
Program. Programming the device in-system involves shifting in the
address and data and then applying the programming pulse to
program the EEPROM cells. This process is repeated for each
EEPROM address.
5.
Verify. Verifying an Altera device in-system involves shifting in
addresses, applying the read pulse to verify the EEPROM cells, and
shifting out the data for comparison. This process is repeated for
each EEPROM address.
6.
Exit ISP. An exit ISP stage ensures that the I/O pins transition
smoothly from ISP mode to user mode. The exit ISP stage requires
1ms.
Programming Times
The time required to implement each of the six programming stages can
be broken into the following two elements:
■
A pulse time to erase, program, or read the EEPROM cells.
■
A shifting time based on the test clock (TCK) frequency and the
number of TCK cycles to shift instructions, address, and data into the
device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PQ015ENA1ZZH | IC REG LDO 1.5V 1A SC-63 |
| VI-2TZ-CY-F3 | CONVERTER MOD DC/DC 2V 20W |
| 180-M26-203L021 | CONN DB26 FMAL HD SLD CUP NICKEL |
| NDL0512SC | CONV DC/DC 2W 5VIN 12VOUT SIP |
| ECC08DCMH | CONN EDGECARD 16POS .100 WW |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPM7032BLC44-5 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述: |
| EPM7032BLC44-7 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述: |
| EPM7032BTC44-3 | 制造商:Altera Corporation 功能描述:IC MAX |
| EPM7032BTC44-3N | 制造商:Altera Corporation 功能描述:IC MAX |
| EPM7032BTC44-5 | 制造商:Altera Corporation 功能描述:CPLD MAX 7000B Family 600 Gates 32 Macro Cells 212.8MHz CMOS Technology 2.5V 44-Pin TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。