參數(shù)資料
型號: EPM7032BLC44-3
廠商: Altera
文件頁數(shù): 45/66頁
文件大?。?/td> 0K
描述: IC MAX 7000 CPLD 32 44-PLCC
標(biāo)準(zhǔn)包裝: 130
系列: MAX® 7000B
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1): 3.5ns
電壓電源 - 內(nèi)部: 2.375 V ~ 2.625 V
邏輯元件/邏輯塊數(shù)目: 2
宏單元數(shù): 32
門數(shù): 600
輸入/輸出數(shù): 36
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 44-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 44-PLCC(16.58x16.58)
包裝: 管件
Altera Corporation
5
MAX 7000B Programmable Logic Device Data Sheet
MAX 7000B devices provide programmable speed/power optimization.
Speed-critical portions of a design can run at high speed/full power,
while the remaining portions run at reduced speed/low power. This
speed/power optimization feature enables the designer to configure one
or more macrocells to operate up to 50% lower power while adding only
a nominal timing delay. MAX 7000B devices also provide an option that
reduces the slew rate of the output buffers, minimizing noise transients
when non-speed-critical signals are switching. The output drivers of all
MAX 7000B devices can be set for 3.3 V, 2.5 V, or 1.8 V and all input pins
are 3.3-V, 2.5-V, and 1.8-V tolerant, allowing MAX 7000B devices to be
used in mixed-voltage systems.
MAX 7000B devices are supported by Altera development systems, which
are integrated packages that offer schematic, text—including VHDL,
Verilog HDL, and the Altera Hardware Description Language (AHDL)—
and waveform design entry, compilation and logic synthesis, simulation
and timing analysis, and device programming. Altera software provides
EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for
additional design entry and simulation support from other industry-
standard PC- and UNIX-workstation-based EDA tools. Altera software
runs on Windows-based PCs, as well as Sun SPARCstation, and HP 9000
Series 700/800 workstations.
f For more information on development tools, see the MAX+PLUS II
Functional
Description
The MAX 7000B architecture includes the following elements:
LABs
Macrocells
Expander product terms (shareable and parallel)
PIA
I/O control blocks
The MAX 7000B architecture includes four dedicated inputs that can be
used as general-purpose inputs or as high-speed, global control signals
(clock, clear, and two output enable signals) for each macrocell and I/O
pin. Figure 1 shows the architecture of MAX 7000B devices.
相關(guān)PDF資料
PDF描述
PQ015ENA1ZZH IC REG LDO 1.5V 1A SC-63
VI-2TZ-CY-F3 CONVERTER MOD DC/DC 2V 20W
180-M26-203L021 CONN DB26 FMAL HD SLD CUP NICKEL
NDL0512SC CONV DC/DC 2W 5VIN 12VOUT SIP
ECC08DCMH CONN EDGECARD 16POS .100 WW
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM7032BLC44-5 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:
EPM7032BLC44-7 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:
EPM7032BTC44-3 制造商:Altera Corporation 功能描述:IC MAX
EPM7032BTC44-3N 制造商:Altera Corporation 功能描述:IC MAX
EPM7032BTC44-5 制造商:Altera Corporation 功能描述:CPLD MAX 7000B Family 600 Gates 32 Macro Cells 212.8MHz CMOS Technology 2.5V 44-Pin TQFP