參數(shù)資料
型號(hào)： EP9315-IBZ
廠商： Cirrus Logic Inc
文件頁(yè)數(shù)： 44/106頁(yè)
文件大?。?/td> 0K
描述： IC ARM9 SOC ENH UNIV 352PBGA
標(biāo)準(zhǔn)包裝： 40
系列： EP9
核心處理器： ARM9
芯體尺寸： 16/32-位
速度： 200MHz
連通性： EBI/EMI，EIDE，以太網(wǎng)，I²C，IrDA，鍵盤/觸摸屏，PCMCIA，SPI，UART/USART，USB
外圍設(shè)備： AC'97，DMA，I²S，LCD，LED，MaverickKey，POR，PWM，WDT
輸入/輸出數(shù)： 16
程序存儲(chǔ)器類型： ROMless
RAM 容量： 32K x 8
電壓 - 電源 (Vcc/Vdd)： 1.65 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 8x12b
振蕩器型： 外部
工作溫度： -40°C ~ 85°C
封裝/外殼： 352-BGA
包裝： 托盤
配用： 598-1144-ND - KIT DEVELOPMENT EP9315 ARM9
其它名稱： 598-1263
2-4
DS785UM1
Copyright 2007 Cirrus Logic
ARM920T Core and Advanced High-Speed Bus (AHB)
EP93xx User’s Guide
2
2.2.3.2 Memory Management Unit
The MMU provides the translation and access permissions for the address and data ports for
the ARM9TDMI core. The MMU is controlled by page tables stored in system memory and
accessed using the CP15 register 1. The main features of the MMU are as follows:
Address Translation
Access Permissions and Domains
MMU Cache and Write Buffer Access
2.2.3.2.1
Address Translation
The virtual address from the ARM920T core is modified by R13 internally to create a modified
virtual address. The MMU then translates the modified virtual address from R13 by the CP15
register 3 into a physical address to access external memory or a device. The MMU looks for
the physical address from the Translation Table Base (TTB) in system memory. It will also
update the TLB cache.
The TLB is two 64-entry caches, one for data and one for instruction. If the physical address
for the current virtual address is not found in the TLB (miss), the ARM Core will go to external
memory and look for the TTB in system memory. The internal translation table walks
hardware steps through the page table setup in external memory for the appropriate physical
address.
When the physical address is acquired, the TLB is updated. When the address is found in the
TLB, system performance will increase since additional cycles to access memory and update
the TLB are avoided.
Translation of system memory is done by breaking up the memory into different size blocks
called sections, large pages, small pages, and tiny pages. System memory and registers can
be remapped by the MMU. The block sizes are as follows:
Section - 1 Mbyte
Large Page - 64 kbyte
Small Page - 16 kbyte
Tiny Page - 1 kbyte
2.2.3.2.2
Access Permission and Domains
Access to any section or page of memory is dependent on its domain. The page table in
external memory also contains access permissions for all sub-divisions of external memory.
Access to specific instructions or data has three possible states:
Client: Access permissions based on the section or page table descriptor
Manager: Ignore access permissions in the section or page table descriptor
No access: any attempted access generates a domain fault
相關(guān)PDF資料
PDF描述
EP9315-IB IC ARM920T MCU 200MHZ 352-PBGA
EPC1064LI20 IC CONFIG DEVICE 65KBIT 20-PLCC
EPC16UC88AA IC CONFIG DEVICE 16MBIT 88-UBGA
EPCS16SI16N IC CONFIG DEVICE 16MBIT 16-SOIC
EPF10K10AQI208-3 IC FLEX 10KA FPGA 10K 208-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP9316 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9317 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9318 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9319 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
EP9320 制造商:PCA 制造商全稱:PCA ELECTRONICS INC. 功能描述:14 Pin DIP 5 Tap Low-Profile TTL Compatible Active Delay Lines
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*