
Altera Corporation
2–9
January 2008
Stratix II Device Handbook, Volume 2
TriMatrix Embedded Memory Blocks in Stratix II and Stratix II GX Devices
Figure 2–3. Stratix II and Stratix II GX Address Clock Enable During Read Cycle Waveform
Figure 2–4. Stratix II and Stratix II GX Address Clock Enable During Write Cycle Waveform
Memory Modes
Stratix II and Stratix II GX TriMatrix memory blocks include input
registers that synchronize writes, and output registers to pipeline data to
improve system performance. All TriMatrix memory blocks are fully
synchronous, meaning that all inputs are registered, but outputs can be
either registered or unregistered.
inclock
rden
rdaddress
q (synch)
a0
a1
a2
a3
a4
a5
a6
q (asynch)
an
a0
a4
a5
latched address
(inside memory)
dout0
dout1
dout4
dout1
dout4
dout5
addressstall
a1
doutn-1
dout1
doutn
dout1
dout0
dout1
inclock
wren
wraddress
a0
a1
a2
a3
a4
a5
a6
an
a0
a4
a5
latched address
(inside memory)
addressstall
a1
data
00
01
02
03
04
05
06
contents at a0
contents at a1
contents at a2
contents at a3
contents at a4
contents at a5
XX
04
XX
00
03
01
XX
02
XX
05