參數(shù)資料
型號: EP20K60EFC484
廠商: ALTERA CORP
元件分類: PLD
英文描述: LOADABLE PLD, PBGA484
封裝: 23 X 23 MM, 1 MM PITCH, FINE LINE, BGA-484
文件頁數(shù): 57/114頁
文件大?。?/td> 4116K
代理商: EP20K60EFC484
IGLOO nano DC and Switching Characteristics
Ad vance v0.2
2-33
Timing Characteristics
Applies to 1.5 V DC Core Voltage
Applies to 1.2 V DC Core Voltage
Table 2-48 1.8 V LVCMOS Low Slew – Applies to 1.5 V DC Core Voltage
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V
Drive Strength
Speed Grade
tDOUT
tDP
tDIN
tPY
tPYS
tEOUT
tZL
tZH
tLZ
tHZ
Units
2 mA
STD
0.97
5.89
0.19
0.99
1.43
0.66
5.20
4.48
1.78
1.30
ns
4 mA
STD
0.97
4.82
0.19
0.99
1.43
0.66
4.39
4.04
2.08
2.07
ns
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating
values.
Table 2-49 1.8 V LVCMOS High Slew – Applies to 1.5 V DC Core Voltage
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 1.7 V
Drive Strength
Speed Grade
tDOUT
tDP
tDIN
tPY
tPYS
tEOUT
tZL
tZH
tLZ
tHZ
Units
2 mA
STD
0.97
2.82
0.19
0.99
1.43
0.66
2.25
1.86
1.78
1.35
ns
4 mA
STD
0.97
2.30
0.19
0.99
1.43
0.66
2.01
1.64
2.08
2.15
ns
Notes:
1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating
values.
Table 2-50 1.8 V LVCMOS Low Slew – Applies to 1.2 V DC Core Voltage
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V
Drive Strength
Speed Grade
tDOUT
tDP
tDIN
tPY
tPYS
tEOUT
tZL
tZH
tLZ
tHZ
Units
2 mA
STD
1.55
7.30
0.26
1.12
1.43
1.10
6.45
5.82
2.18
1.87
ns
4 mA
STD
1.55
5.88
0.26
1.12
1.43
1.10
5.35
4.98
2.49
2.67
ns
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating
values.
Table 2-51 1.8 V LVCMOS High Slew – Applies to 1.2 V DC Core Voltage
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 1.7 V
Drive Strength
Speed Grade
tDOUT
tDP
tDIN
tPY
tPYS
tEOUT
tZL
tZH
tLZ
tHZ
Units
2 mA
STD
1.55
4.24
0.26
1.12
1.43
1.10
3.28
3.11
2.18
1.92
ns
4 mA
STD
1.55
3.11
0.26
1.12
1.43
1.10
2.76
2.46
2.49
2.75
ns
Notes:
1. Software default selection highlighted in gray.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating
values.
相關(guān)PDF資料
PDF描述
EP20K60EFC672-1 LOADABLE PLD, PBGA672
EP20K60EFC672-2 LOADABLE PLD, PBGA672
EP20K60EFC672-3 LOADABLE PLD, PBGA672
EP20K60EFC672 LOADABLE PLD, PBGA672
EP20K60EQC208 LOADABLE PLD, PQFP208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K60EFI144-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EFI144-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EFI144-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EFI324-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K60EFI324-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA