參數(shù)資料
型號(hào): EP20K200CP208C9
英文描述: ASIC
中文描述: 專用集成電路
文件頁數(shù): 62/114頁
文件大?。?/td> 1623K
代理商: EP20K200CP208C9
Altera Corporation
51
APEX 20K Programmable Logic Device Family Data Sheet
Notes:
(1)
The PLL input frequency range for the EP20K100-1X device for 1x multiplication is
25 MHz to 175 MHz.
(2)
All input clock specifications must be met. The PLL may not lock onto an incoming
clock if the clock specifications are not met, creating an erroneous clock within the
device.
(3)
During device configuration, the ClockLock and ClockBoost circuitry is configured
first. If the incoming clock is supplied during configuration, the ClockLock and
ClockBoost circuitry locks during configuration, because the lock time is less than
the configuration time.
(4)
The jitter specification is measured under long-term observation.
(5)
If the input clock stability is 100 ps, tJITTER is 250 ps.
tLOCK
Time required for
ClockLock/ClockBoost to acquire
lock(4)
10
s
tSKEW
Skew delay between related
ClockLock/ClockBoost-generated
clocks
500
ps
tJITTER
Jitter on ClockLock/ClockBoost-
generated clock (5)
200
ps
tINCLKSTB
Input clock stability (measured
between adjacent clocks)
50
ps
Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade
Devices (Part 2 of 2)
Symbol
Parameter
Min
Max
Unit
相關(guān)PDF資料
PDF描述
EP20K200CP208C9ES ASIC
EP20K200CP208I7 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: 0&degC to 70°C; Package: 32-PLCC
EP20K200CP208I7ES 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -40°C to 85°C; Package: 32-PLCC
EP20K200CP208I8 256K, 32K x 8 Bit; 5 Volt, Byte Alterable EEPROM; Temperature Range: -40°C to 85°C; Package: 32-PLCC
EP20K200CP208I8ES ASIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K200CP208C9ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EP20K200CP208I7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EP20K200CP208I7ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EP20K200CP208I8 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EP20K200CP208I8ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC