參數(shù)資料
型號: EP20K100BI356-3
英文描述: Charging System Safety Circuit; Temperature Range: -40°C to 85°C; Package: 12-DFN
中文描述: 現(xiàn)場可編程門陣列(FPGA)
文件頁數(shù): 61/114頁
文件大?。?/td> 1623K
代理商: EP20K100BI356-3
50
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Figure 30. Specifications for the Incoming & Generated Clocks
The tI parameter refers to the nominal input clock period; the tO parameter refers to the
nominal output clock period.
Table 15 summarizes the APEX 20K ClockLock and ClockBoost
parameters for -1 speed-grade devices.
Table 15. APEX 20K ClockLock & ClockBoost Parameters for -1 Speed-Grade
Devices (Part 1 of 2)
Symbol
Parameter
Min
Max
Unit
fOUT
Output frequency
25
180
MHz
fCLK1 (1)
Input clock frequency (ClockBoost
clock multiplication factor equals 1)
25
180
MHz
fCLK2
Input clock frequency (ClockBoost
clock multiplication factor equals 2)
16
90
MHz
fCLK4
Input clock frequency (ClockBoost
clock multiplication factor equals 4)
10
48
MHz
tOUTDUTY
Duty cycle for
ClockLock/ClockBoost-generated
clock
40
60
%
fCLKDEV
Input deviation from user
specification in the Quartus II
software (ClockBoost clock
multiplication factor equals 1) (2)
25,000
PPM
tR
Input rise time
5
ns
tF
Input fall time
5
ns
Input
Clock
ClockLock
Generated
Clock
f CLK1 f CLK2
f CLK4
t INDUTY
t I + t CLKDEV
t R
t F
t O
t I + t INCLKSTB
t O
tO
t JITTER
tO + t JITTER
t OUTDUTY
,,
相關(guān)PDF資料
PDF描述
EP20K100BI356-3ES Charging System Safety Circuit; Temperature Range: -40°C to 85°C; Package: 12-TDFN
EP20K100EBC356-1ES Charging System Safety Circuit; Temperature Range: -40°C to 85°C; Package: 12-DFN
EP20K100EBC356-2ES FPGA
EP20K100EBC356-3ES FPGA
EP20K100EBI356-1ES 8 to 12 Cell Li-Ion Battery Overcurrent Protection and Analog Front End Chip Set; Temperature Range: -40°C to 85°C; Package: 32-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K100BI356-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K100E 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device Family
EP20K100EBC356-1 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 416 Macro 246 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP20K100EBC356-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K100EBC356-1X 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 416 Macro 246 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256