參數(shù)資料
型號(hào): EDE5104AESK-6E-E
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 512M bits DDR2 SDRAM
中文描述: 128M X 4 DDR DRAM, 0.45 ns, PBGA60
封裝: ROHS COMPLIANT, FBGA-60
文件頁(yè)數(shù): 6/66頁(yè)
文件大?。?/td> 697K
代理商: EDE5104AESK-6E-E
EDE5104ABSE, EDE5108ABSE, EDE5116ABSE
Data Sheet E0323E90 (Ver. 9.0)
6
Recommended DC Operating Conditions (SSTL_18)
Parameter
Symbol
min.
typ.
max.
Unit
Notes
Supply voltage
VDD
1.7
1.8
1.9
V
4
Supply voltage for output
VDDQ
1.7
1.8
1.9
V
4
Input reference voltage
VREF
0.49
×
VDDQ
0.50
×
VDDQ 0.51
×
VDDQ
V
1, 2
Termination voltage
VTT
VREF
0.04
VREF
VREF + 0.04
V
3
DC input logic high
VIH (DC)
VREF + 0.125
VDDQ + 0.3
V
DC input low
VIL (DC)
0.3
VREF – 0.125
V
AC input logic high
VIH (AC)
VREF + 0.250
V
AC input low
VIL (AC)
VREF
0.250
V
Notes: 1. The value of VREF may be selected by the user to provide optimum noise margin in the system. Typically
the value of VREF is expected to be about 0.5
×
VDDQ of the transmitting device and VREF are expected
to track variations in VDDQ.
2. Peak to peak AC noise on VREF may not exceed
±
2% VREF (DC).
3. VTT of transmitting device must track VREF of receiving device.
4. VDDQ tracks with VDD, VDDL tracks with VDD. AC parameters are measured with VDD, VDDQ and
VDDL tied together.
相關(guān)PDF資料
PDF描述
EDE5104GBSA-4A-E 512M bits DDR-II SDRAM
EDE5104AJSE EDE5104AJSE
EDE5108AJBG 512M bits DDR2 SDRAM
EDE5108AJBG-6E-E 512M bits DDR2 SDRAM
EDE5108AJBG-8E-E 512M bits DDR2 SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDE5104AGSE 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5104AGSE_1 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5104AGSE-4A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5104AGSE-5C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM
EDE5104AGSE-6C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM