- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9748 > DS32508N# (Maxim Integrated Products)IC LIU DS3/E3/STS-1 484-BGA PDF資料下載
參數(shù)資料
| 型號： | DS32508N# |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 115/130頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU DS3/E3/STS-1 484-BGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 類型： | 線路接口裝置（LIU） |
| 規(guī)程： | IEEE 1149.1 |
| 電源電壓： | 1.8V, 3.3V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 484-BGA |
| 供應(yīng)商設(shè)備封裝： | 484-BGA（23x23） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁當(dāng)前第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁
DS32506/DS32508/DS32512
85 of 130
Bit 4: Receive Pattern Inversion Control (RPIC)
. See Section 8.5.1.
0 = do not invert the incoming data stream
1 = invert the incoming data stream
Bit 3: Manual Pattern Resynchronization (MPR).
A zero-to-one transition of this bit causes the receive pattern
generator to resynchronize to the incoming pattern. This bit must be changed to zero and back to one for another
resynchronization to be initiated. Note: A manual resynchronization forces the pattern detector out of the “Sync”
state. See Section 8.5.2.
Bit 2: Automatic Pattern Resynchronization Disable (APRD).
When APRD = 0, the receive pattern generator
automatically resynchronizes to the incoming pattern if six or more times during the current 64-bit window the
incoming data stream bit and the receive pattern generator output bit did not match. When APRD = 1, the receive
pattern generator does not automatically resynchronize to the incoming pattern. Note: Automatic synchronization is
prevented by not allowing the receive pattern generator to automatically exit the “Sync” state. See Section 8.5.2.
Bit 1: Transmit New Pattern Load (TNPL).
A zero-to-one transition of this bit causes the programmed test pattern
(QRSS, PTS, PLF[4:0], PTF[4:0] in the BERT.PCR register, and BSP[31:0] in the BERT.SPR registers) to be
loaded into the transmit pattern generator. This bit must be changed to zero and back to one for another pattern to
be loaded. Note: The test pattern fields mentioned above must not change for four TCLK cycles after this bit
transitions from zero to one. See Section 8.5.1.
Bit 0: Transmit Pattern Inversion Control (TPIC).
See Section 8.5.1.
0 = do not invert the outgoing data stream
1 = invert the outgoing data stream
Register Name:
BERT.PCR
Register Description:
BERT Pattern Configuration Register
Register Address:
n * 80h + 52h
Bit #
15
14
13
12
11
10
9
8
Name
—
PTF[4:0]
Default
0
Bit #
7
6
5
4
3
2
1
0
Name
—
QRSS
PTS
PLF[4:0]
Default
0
Bits 12 to 8: Pattern Tap Feedback (PTF[4:0]).
These five bits control the PRBS “tap” feedback of the pattern
generator. The “tap” feedback is from bit y of the pattern generator (y = PTF[4:0] + 1). These bits are ignored when
the BERT block is programmed for a repetitive pattern (PTS = 1). For a PRBS signal, the feedback is an XOR of bit
n and bit y. See Section 8.5.1.
Bit 6: QRSS Enable (QRSS).
See Section 8.5.1.
0 = Disabled: the pattern generator configuration is controlled by PTS, PLF[4:0], PTF[4:0], and
BSP[31:0]
1 = Enabled: the pattern generator configuration is forced to a PRBS pattern with a generating
polynomial of x
20 + x17 + 1, and the output of the pattern generator is forced to one if the next
14 output bits are all zero.
Bit 5: Pattern Type Select (PTS).
See Section 8.5.1.
0 = PRBS pattern
1 = repetitive pattern.
Bits 4 to 0: Pattern Length Feedback (PLF[4:0]).
This field controls the “l(fā)ength” feedback of the pattern
generator. The “l(fā)ength” feedback is from bit n of the pattern generator (n = PLF[4:0] + 1). For a PRBS signal, the
feedback is an XOR of bit n and bit y. For a repetitive pattern the feedback is bit n. See Section 8.5.1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M83723/71W10207 | CONN RCPT 2POS WALL MT W/SCKT |
| VI-21M-IW-B1 | CONVERTER MOD DC/DC 10V 100W |
| VI-26V-IU-F1 | CONVERTER MOD DC/DC 5.8V 200W |
| MAX1139LEEE+T | IC ADC 10BIT SERIAL 16-QSOP |
| VI-B1R-IV-B1 | CONVERTER MOD DC/DC 7.5V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS32508N# | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS32508N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS32508NA2 | 制造商:Maxim Integrated Products 功能描述:DS32508NA2 X8 DS3/E3 LIU - Rail/Tube |
| DS32508N-W | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS32508-W | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。