參數(shù)資料
型號(hào): DS32508N+
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 45/130頁(yè)
文件大?。?/td> 0K
描述: IC LIU DS3/E3/STS-1 484-BGA
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 60
類型: 線路接口裝置(LIU)
規(guī)程: IEEE 1149.1
電源電壓: 1.8V, 3.3V
安裝類型: 表面貼裝
封裝/外殼: 484-BGA
供應(yīng)商設(shè)備封裝: 484-BGA(23x23)
包裝: 管件
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)
DS32506/DS32508/DS32512
21 of 130
Table 7-6. Parallel Interface Pin Descriptions
NAME
TYPE
FUNCTION
CS
I
Chip Select (Active Low). This pin must be asserted to read or write internal registers. See
Section 8.8.3.
RD/DS
I
Read Enable (Active Low)/Data Strobe (Active Low)
RD: For the Intel-style bus (IFSEL = 1X0), RD is asserted to read internal registers.
DS: For the Motorola-style bus (IFSEL = 1X1), DS is asserted to access internal registers while
the R/W pin specifies whether the access is a read or a write. See Section 8.8.3.
WR/R/W
I
Write Enable (Active Low)/Read/Write Select
WR: For the Intel-style bus (IFSEL = 1X0), WR is asserted to write internal registers.
R/W: For the Motorola-style bus (IFSEL = 1X1), R/W determines the type of bus transaction,
with R/W = 1 indicating a read and R/W = 0 indicating a write. See Section 8.8.3.
ALE
I
Address Latch Enable. This pin controls a latch on the A[10:0] inputs. For a nonmultiplexed
parallel bus, ALE is wired high to make the latch transparent. For a multiplexed parallel bus, the
falling edge of ALE latches the address. See Section 8.8.3.
A[10:1]
I
Address Bus (Excluding LSB). These inputs specify the address of the internal 16-bit register
to be accessed. A10 is not present on the DS32506. See Section 8.8.
A[0] /
BSWAP
I
Address Bus LSB/Byte Swap. See Section 8.8.2.
A[0]: This pin is connected to the lower address bit in 8-bit bus modes (IFSEL = 10X).
0 = Output register bits 7:0 on D[7:0]; D[15:8] high impedance
1 = Output register bits 15:8 on D[7:0]; D[15:8] high impedance
BSWAP: This pin is tied high or low in 16-bit bus modes (IFSEL = 11X).
0 = Output register bits 15:8 on D[15:8] and bits 7:0 on D[7:0]
1 = Output register bits 7:0 on D[15:8] and bits 15:8 on D[7:0]
D[15:0]
I/O
Data Bus. A 8-bit or 16-bit bidirectional data bus. These pins are inputs during writes to internal
registers and outputs during reads. D[15:8] are disabled (high impedance) in 8-bit bus modes
(IFSEL = 10X). D[15:0] are disabled (high impedance) when
CS = 1 or RST = 0. In 16-bit bus
modes (IFSEL = 11X) the upper and lower bytes can be swapped by pulling the BSWAP pin
high. See Section 8.8.
RDY/
ACK
Oz
Ready Handshake (Tri-State)/Acknowledge Handshake (Tri-State, Active Low). Tri-stated
when
CS = 1 or RST = 0. See Section 8.8.
RDY: Intel Mode (IFSEL = 100 or 110): RDY goes high when the read or write cycle can
progress.
ACK: Motorola Mode (IFSEL = 101 or 111): ACK goes low when the read or write cycle can
progress.
INT
Oz
Interrupt Output (Active Low, Open Drain, or Push-Pull). This pin is driven low in response
to one or more unmasked, active interrupt sources within the device.
INT remains low until the
interrupt is serviced or masked. When GLOBAL.CR2:INTM = 0,
INT is high impedance when
inactive (default). When INTM = 1,
INT is driven high when inactive. INT is high impedance
when
RST = 0. See Section 8.10.
GPIOAn
I/Opd
General-Purpose I/O A. When a microprocessor interface is enabled (IFSEL
≠ 000), this pin is
the “A” general-purpose I/O pin for port n. See Section 8.7.3.
GPIOBn
I/Opd
General-Purpose I/O B. When a microprocessor interface is enabled (IFSEL
≠ 000), this pin is
the “B” general-purpose I/O pin for port n. See Section 8.7.3. Note: GPIOB1, GPIOB2, and
GPIOB3 can also be programmed as global control/status pins.
相關(guān)PDF資料
PDF描述
MAX1138KEEE+T IC ADC 10BIT SERIAL 16-QSOP
VE-21M-IW-B1 CONVERTER MOD DC/DC 10V 100W
VI-26V-IU-F2 CONVERTER MOD DC/DC 5.8V 200W
DS32508N# IC LIU DS3/E3/STS-1 484-BGA
M83723/71W10207 CONN RCPT 2POS WALL MT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS32508N# 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS32508N+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS32508NA2 制造商:Maxim Integrated Products 功能描述:DS32508NA2 X8 DS3/E3 LIU - Rail/Tube
DS32508N-W 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS32508-W 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray