參數資料
型號: DS2760AX
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: 電源管理
英文描述: 1-CHANNEL POWER SUPPLY SUPPORT CKT, PBGA14
封裝: FLIPCHIP-14
文件頁數: 13/25頁
文件大小: 289K
代理商: DS2760AX
DS2760
20
I/O SIGNALING
The 1-Wire bus requires strict signaling protocols to insure data integrity. The four protocols used by the
DS2760 are: the initialization sequence (Reset Pulse followed by Presence Pulse), Write 0, Write 1, and
Read Data. All of these types of signaling except the Presence Pulse are initiated by the bus master.
The initialization sequence required to begin any communication with the DS2760 is shown in Figure 17.
A Presence Pulse following a Reset Pulse indicates the DS2760 is read to accept a Net Address
Command. The bus master transmits (Tx) a Reset Pulse for tRSTL. The bus master then releases the line
and goes into receive mode (Rx). The 1-Wire bus line is then pulled high by the pull-up resistor. After
detecting the rising edge on the DQ pin, the DS2760 waits for tPDH and then transmits the Presence Pulse
for tPDL.
1-WIRE INITIALIZATION SEQUENCE Figure 17
WRITE TIME SLOTS
A write time slot is initiated when the bus master pulls the 1-Wire bus from a logic high (inactive) level to
a logic low level. There are two types of write time slots: Write 1 and Write 0. All write time slots must
be tSLOT (60ms to 120ms) in duration with a 1ms minimum recovery time, tREC, between cycles. The
DS2760 samples the 1-Wire bus line between 15ms and 60ms after the line falls. If the line is high when
sampled, a Write 1 occurs. If the line is low when sampled, a Write 0 occurs (see Figure 18). For the bus
master to generate a Write 1 time slot, the bus line must be pulled low and then released, allowing the line
to be pulled high within 15ms after the start of the write time slot. For the host to generate a Write 0 time
slot, the bus line must be pulled low and held low for the duration of the write time slot.
READ TIME SLOTS
A read time slot is initiated when the bus master pulls the 1-Wire bus line from a logic high level to a
logic low level. The bus master must keep the bus line low for at least 1ms and then release it to allow the
DS2760 to present valid data. The bus master can then sample the data tRDV (15ms) from the start of the
read time slot. By the end of the read time slot, the DS2760 releases the bus line and allows it to be
pulled high by the external pull-up resistor. All read time slots must be tSLOT (60ms to 120
ms) in duration
with a 1ms minimum recovery time, tREC, between cycles. See Figure 18 for more information.
tRSTL
tPDL
tRSTH
tPDH
PACK+
PACK–
LINE TYPE LEGEND:
Bus master active low
DS2760 active low
Resistor pullup
Both bus master and
DS2760 active low
DQ
相關PDF資料
PDF描述
DS32KHZN/BGA SPECIALTY ANALOG CIRCUIT, PBGA36
DS5022P-824MTD 1 ELEMENT, 820 uH, GENERAL PURPOSE INDUCTOR, SMD
DS5022P-824MSD 1 ELEMENT, 820 uH, GENERAL PURPOSE INDUCTOR, SMD
DS5022P-684MSD 1 ELEMENT, 680 uH, GENERAL PURPOSE INDUCTOR, SMD
DS5022P-684MSB 1 ELEMENT, 680 uH, GENERAL PURPOSE INDUCTOR, SMD
相關代理商/技術參數
參數描述
DS2760AX/T&R 制造商:Maxim Integrated Products 功能描述:IC BATT MON LI-ION HP FLIPCHIP
DS2760AX/T&R 功能描述:IC BATT MON LI-ION HP FLIPCHIP RoHS:否 類別:集成電路 (IC) >> PMIC - 電池管理 系列:- 標準包裝:1 系列:- 功能:充電管理 電池化學:鋰離子(Li-Ion)、鋰聚合物(Li-Pol) 電源電壓:3.75 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A,SOT-753 供應商設備封裝:SOT-23-5 包裝:剪切帶 (CT) 產品目錄頁面:669 (CN2011-ZH PDF) 其它名稱:MCP73831T-2ACI/OTCT
DS2760AX-025 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:High-Precision Li Battery Monitor
DS2760BE 功能描述:IC BATT MON LI-ION HP 16-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 電池管理 系列:- 標準包裝:1 系列:- 功能:充電管理 電池化學:鋰離子(Li-Ion)、鋰聚合物(Li-Pol) 電源電壓:3.75 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SC-74A,SOT-753 供應商設備封裝:SOT-23-5 包裝:剪切帶 (CT) 產品目錄頁面:669 (CN2011-ZH PDF) 其它名稱:MCP73831T-2ACI/OTCT
DS2760BE/T&R 制造商:Maxim Integrated Products 功能描述:IC BATT MON LI-ION HP 16-TSSOP