- 您現在的位置：買賣IC網 > PDF目錄1994 > DS2415P+T&R (Maxim Integrated Products)IC TIME CHIP 1-WIRE 6-TSOC PDF資料下載
參數資料
| 型號： | DS2415P+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 2/14頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TIME CHIP 1-WIRE 6-TSOC |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 4,000 |
| 類型： | 二進制計數器 |
| 特點： | 唯一 ID |
| 時間格式： | 二進制 |
| 數據格式： | 二進制 |
| 接口： | 1 線 串行 |
| 電源電壓： | 2.5 V ~ 5.5 V |
| 電壓 - 電源，電池： | 2.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 6-LSOJ |
| 供應商設備封裝： | 6-TSOC |
| 包裝： | 帶卷 (TR) |
DS2415
10 of 14
1-WIRE SIGNALING
The DS2415 requires strict protocols to insure data integrity. The protocol consists of four types of
signaling on one line: Reset Sequence with Reset Pulse and Presence Pulse, Write 0, Write 1, and Read
Data. The bus master initiates all these signals, except Presence Pulse. The initialization sequence
required to begin any communication with the DS2415 is shown in Figure 8. A Reset Pulse followed by a
Presence Pulse indicates the DS2415 is ready to send or receive data given the correct ROM command
and control function command. The bus master transmits (TX) a Reset Pulse (tRSTL , minimum 480
ms).
The bus master then releases the line and goes into receive mode (RX). The 1-Wire bus is pulled to a high
state via the pullup resistor. After detecting the rising edge on the data line, the DS2415 waits (tPDH, 15
ms
to 60
ms) and then transmits the Presence Pulse (tPDL , 60ms to 240ms).
INITIALIZATION PROCEDURE “RESET AND PRESENCE PLUSES” Figure 8
480
ms tRSTL < *
480
ms tRSTH < ( INCLUDES RECOVERY TIME)
15
ms tPDH < 60ms
60
ms tPDL < 240ms
* In order not to mask interrupt signaling by other devices on the 1-Wire bus, tRSTL + tR should always
be less than 960
ms.
READ/WRITE TIME SLOTS
The definitions of write and read time slots are illustrated in Figure 9. All time slots are initiated by the
master driving the data line low. The falling edge of the data line synchronizes the DS2415 to the master
by triggering a delay circuit in the DS2415. During write time slots, the delay circuit determines when the
DS2415 will sample the data line. For a read data time slot, if a 0 is to be transmitted, the delay circuit
determines how long the DS2415 will hold the data line low overriding the 1 generated by the master. If
the data bit is a 1, the device will leave the read data time slot unchanged.
RESISTOR
MASTER
DS2415
相關PDF資料 |
PDF描述 |
|---|---|
| DS2417X/T&R | IC TIMECHIP W/INTRPT 1WIRE CSP |
| DS26502LN+ | IC T1/E1/J1 64KCC ELEMENT 64LQFP |
| DS26503LN+ | IC T1/E1/J1 BITS ELEMENT 64-LQFP |
| DS3105LN+ | IC TIMING LINE CARD 64-LQFP |
| DS3106LN+ | IC TIMING LINE CARD 64-LQFP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| DS2415P-W | 功能描述:實時時鐘 RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS2415V | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:1-Wire Time Chip |
| DS2415X | 功能描述:IC TIME CHIP 1-WIRE CSP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:時鐘/日歷 特點:警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數據格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN EP 包裝:管件 |
| DS2416FP00K | 制造商:Thomas & Betts 功能描述:200A,CON,3P4W,MG,416,3P208V,CC |
| DS2416FR000 | 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,416,3P208V,SC |
發(fā)布緊急采購，3分鐘左右您將得到回復。