![](http://datasheet.mmic.net.cn/Maxim-Integrated-Products/DS21Q41BT_datasheet_97021/DS21Q41BT_56.png)
DS21Q41B
56 of 61
TRANSMIT LINE INTERFACE SIDE AC TIMING Figure 13-7
AC CHARACTERISTICS -
(0
°C to 70°C; V
DD=5V
± 10% for DS21Q41BT;
TRANSMIT SIDE
-40
°C to +85°C; V
DD=5V
± 10% for DS21Q41BTN)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
TCLK Period
tCP
648
ns
TCLK Pulse Width
tCH
tCL
75
ns
TSYSCLK Period
tSP
648
488
ns
1
2
TSYSCLK Pulse Width
tSH
tSL
50
ns
TSER, TSYNC and TLINK Set Up to
TCLK Falling or TSER, TFSYNC Set
Up to TSYSCLK Falling
tSU
20
ns
TSYNC, TFSYNC Pulse Width
tPW
50
ns
3
TSER, TSYNC and TLINK Hold from
TCLK Falling or TSER
tHD
20
ns
TCLK or TSYSCLK Rise and Fall Times
tR, tF
25
ns
Delay TCLK to TPOS/TNEG Valid
tDD
75
ns
Delay TCLK to TCHCLK or TSYSCLK
to TCHCLK
tD1
75
ns
Delay TCLK to TCHBLK or TSYSCLK
to TCHBLK
tD2
75
ns
Delay TCLK to TSYNC
tD3
75
ns
Delay TCLK to TLCLK
tD4
75
ns
See Figures 13-7 to 13-9 for details.
NOTES:
1. TSYSCLK = 1.544 MHz.
2. TSYSCLK = 2.048 MHz.
3. TSYNC in input mode.