參數(shù)資料
型號: DS2149Q+T&R
廠商: Maxim Integrated Products
文件頁數(shù): 8/32頁
文件大?。?/td> 0K
描述: IC LIU T1/J1 5V 28-PLCC
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 500
類型: 線路接口裝置(LIU)
規(guī)程: T1/J1
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 28-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 28-PLCC(11.51x11.51)
包裝: 帶卷 (TR)
DS2149
16 of 32
6.3 Receive Digital-Data Interface
Recovered data is routed to the RCL monitor. In software mode, data also goes through the alarm
indication signal (AIS) monitor. The jitter attenuator can be enabled or disabled in the receive path or
transmit path. Received data can be routed to the B8ZS decoder or bypassed. Finally, the device can send
the digital data to the framer as either bipolar or NRZ data.
6.4 Receive Monitor Mode
The receive equalizer can be used in monitor-mode applications. Monitor-mode applications require
20dB of resistive attenuation of the signal, plus an allowance for cable attenuation (less than 20dB). In
software mode, setting CR3.4 (EQZMON20) enables the device to operate in monitor-mode applications
that require 20dB of resistive attenuation of the signal. Setting CR3.3 (EQZMON26) enables the device
to operate in monitor-mode applications that require 26dB of resistve attenuation. Setting both CR3.3 and
CR3.4 enables the device to operate in monitor-mode applications that require 32dB of resistive
attenuation. The monitor mode feature is not available in hardware mode.
7. JITTER ATTENUATION
The jitter attenuator only requires a jitter-free clock at 1.544MHz applied to the MCLK input. In
hardware mode, the jitter attenuator is a 32-bit FIFO buffer. Pulling the JASEL pin high places the jitter
attenuator in the receive path. Pulling the JASEL pin low places the jitter attenuator in the transmit path,
floating the JASEL pin disables the jitter attenuator. In software mode, clearing CR1.6 (JASEL0) disables
the jitter attenuator, setting CR1.6 enables the jitter attenuator. If enabled, clearing CR1.7 (JASEL1)
places the jitter attenuator in the transmit path, setting CR1.7 places the jitter attenuator in the receive
path. The jitter attenuator FIFO is 32 bits in length if CR3.2 (JA128) is cleared, 128 bits if set. The device
clocks data in the jitter attenuator using TCLK if placed in the transmit path, and RCLK if placed in the
receive path. Data is clocked out of the jitter attenuator using the dejittered clock produced by the internal
PLL. When the jitter attenuator is within two bits of overflowing or underflowing, the jitter attenuator
will adjust the output clock by one-eighth of a clock cycle. The jitter attenuator adds an average delay of
16 bits if the buffer depth is 32 bits in length, 64 bits if the buffer depth is 128 bits in length. In the event
of an RCL condition, if the jitter attenuator is in the receive path then RCLK is derived from MCLK.
Transition Status register bit TSR.6 (JALT) indicates that the jitter attenuator has adjusted the output
clock. This bit is latched, when set it remains set until the software reads the bit. The JALT can also
produce a hardware interrupt.
8. HARDWARE MODE
The DS2149 operates in hardware mode when the MODE1 pin is pulled low or floated. In hardware
mode, configuration of the device is under control of various input pins. RPOS, RNEG, and RDATA are
valid on the rising edge of RCLK only. Some functions such as INT, clock edge select, and some
diagnostic modes are not available.
相關(guān)PDF資料
PDF描述
MAX234EPE+ IC RS-232 DRVR/RCVR 16-DIP
MAX3386ECUP+ IC TXRX RS232 250KBPS 20-TSSOP
MS27474T20A2S CONN RCPT 65POS JAM NUT W/SCKT
DS21349Q+T&R IC LIU T1/J1 3.3V 28-PLCC
MS27468E25B35SB CONN RCPT 128POS JAM NUT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS215 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
DS-215 制造商:Power Dynamics Inc 功能描述:
DS2151 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:T1 Single-Chip Transceiver
DS2151DK 功能描述:KIT TRANSCEIVER T1 DESIGN DS2151 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標準包裝:1 系列:- 傳感器類型:CMOS 成像,彩色(RGB) 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
DS2151K 功能描述:IC TXRX T1 1-CHIP 5V 44-PLCC RoHS:否 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標準包裝:750 系列:*