- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9752 > DS21458N+ (Maxim Integrated Products)IC LIU QUAD T1/E1/J1 256-CSBGA PDF資料下載
參數(shù)資料
| 型號： | DS21458N+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 216/269頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU QUAD T1/E1/J1 256-CSBGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 90 |
| 類型： | 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 4/4 |
| 規(guī)程： | IEEE 1149.1 |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-LBGA，CSBGA |
| 供應(yīng)商設(shè)備封裝： | 256-CSBGA（17x17） |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁當前第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁
DS21455/DS21458 Quad T1/E1/J1 Transceivers
50 of 269
8.2 Interrupt Handling
Various alarms, conditions, and events in the DS21455/DS21458 can cause interrupts. For simplicity,
these are all referred to as events in this explanation. All STATUS registers can be programmed to
produce interrupts. Each status register has an associated interrupt mask register. For example, SR1
(Status Register 1) has an interrupt control register called IMR1 (Interrupt Mask Register 1). Status
registers are the only sources of interrupts. On power-up, all writeable registers are automatically cleared.
Since bits in the IMRx registers have to be set = 1 to allow a particular event to cause an interrupt, no
interrupts can occur until the host selects which events are to product interrupts. Since there are
potentially many sources of interrupts, several features are available to help sort out and identify which
event is causing an interrupt. When an interrupt occurs, the host should first read the IIR1, IIR2, and IIR3
registers (interrupt information registers) to identify which status register(s) is producing the interrupt.
Once that is determined, the individual status register or registers can be examined to determine the exact
source. In eight port configurations, two DS21455/DS21458s can be connected together via the 3-wire
ESIB feature. This allows all eight transceivers to be interrogated by a single CPU port read cycle. The
host can determine the synchronization status or interrupt status of eight devices with a single read. The
ESIB feature also allows the user to select from various events to be examined via this method. For more
information, see the ESIB section in this data sheet.
Once an interrupt has occurred, the interrupt handler routine should clear the IMRx registers to stop
further activity on the interrupt pin. After all interrupts have been determined and processed, the interrupt
hander routine should restore the state of the IMRx registers.
8.3
Status Registers
When a particular event or condition has occurred (or is still occurring in the case of conditions), the
appropriate bit in a status register will be set to a one. All of the status registers operate in a latched
fashion, which means that if an event or condition occurs a bit is set to a one. It will remain set until the
user reads that bit. An event bit will be cleared when it is read and it will not be set again until the event
has occurred again. Condition bits such as RBL, RLOS, etc., will remain set if the alarm is still present.
The user will always proceed a read of any of the status registers with a write. The byte written to the
register will inform the DS21455/DS21458 which bits the user wishes to read and have cleared. The user
will write a byte to one of these registers, with a one in the bit positions he or she wishes to read and a
zero in the bit positions he or she does not wish to obtain the latest information on. When a one is written
to a bit location, the read register will be updated with the latest information. When a zero is written to a
bit position, the read register will not be updated and the previous value will be held. A write to the status
registers will be immediately followed by a read of the same register. This write-read scheme allows an
external microcontroller or microprocessor to individually poll certain bits without disturbing the other
bits in the register. This operation is key in controlling the DS21455/DS21458 with higher-order
languages.
Status register bits are divided into two groups, condition bits and event bits. Condition bits are typically
network conditions such as loss of sync, or all ones detect. Event bits are typically markers such as the
one-second timer, elastic store slip, etc. Each status register bit is labeled as a condition or event bit.
Some of the status registers have bits for both the detection of a condition and the clearance of the
condition. For example, SR2 has a bit that is set when the device goes into a loss of sync state (SR2.0, a
condition bit) and a bit that is set (SR2.4, an event bit) when the loss of sync condition clears (goes in
sync). Some of the status register bits (condition bits) do not have a separate bit for the “condition clear”
event but rather the status bit can produce interrupts on both edges, setting, and clearing. These bits are
marked as “double interrupt bits.” An interrupt will be produced when the condition occurs and when it
clears.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3152+ | IC LIU DS3/E3/STS-1 144-CSBGA |
| VI-25H-IU-F2 | CONVERTER MOD DC/DC 52V 200W |
| DS26324GN+T&R | IC LIU E1/T1/J1 3.3V 256-CSBGA |
| M83723/83R1203N | CONN RCPT 3POS WALL MT W/PINS |
| MC10EP17MNG | IC RCVR/DRVR QUAD DIFF ECL 20QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS21458N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad E1-T1-J1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21458-W+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2145N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| DS2145Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| DS2145QN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。