- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97858 > DS1243Y (MAXIM INTEGRATED PRODUCTS INC) 0 TIMER(S), REAL TIME CLOCK, PDIP28 PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1243Y |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | Timer or RTC |
| 英文描述： | 0 TIMER(S), REAL TIME CLOCK, PDIP28 |
| 封裝： | 0.720 INCH, ENCAPSULATED, DIP-28 |
| 文件頁數(shù)： | 7/13頁 |
| 文件大?。?/td> | 245K |
| 代理商： | DS1243Y |
DS1243Y
3 of 13
RAM READ MODE
The DS1243Y executes a read cycle whenever WE (Write Enable) is inactive (high) and CE (Chip
Enable) is active (low). The unique address specified by the 13 address inputs (A0–A12) defines which of
the 8192 bytes of data is to be accessed. Valid data will be available to the eight data output drivers
within tACC (Access Time) after the last address input signal is stable, providing that CE and OE (Output
Enable) access times and states are also satisfied. If OE and CE access times are not satisfied, then data
access must be measured from the later occurring signal ( CE or OE ) and the limiting parameter is either
tCO for CE or tOE for OE rather than address access.
RAM WRITE MODE
The DS1243Y is in the write mode whenever the WE and CE signals are in the active (low) state after
address inputs are stable. The latter occurring falling edge of CE or WE will determine the start of the
write cycle. The write cycle is terminated by the earlier rising edge of CE or WE . All address inputs must
be kept valid throughout the write cycle. WE must return to the high state for a minimum recovery time
(tWR) before another cycle can be initiated. The OE control signal should be kept inactive (high) during
write cycles to avoid bus contention. However, if the output bus has been enabled ( CE and OE active)
then WE will disable the outputs in t ODW from its falling edge.
DATA RETENTION MODE
The DS1243Y provides full functional capability for VCC greater than VTP and write protects by 4.25V.
Data is maintained in the absence of VCC without any additional support circuitry. The nonvolatile static
RAM constantly monitors VCC. Should the supply voltage decay, the RAM automatically write protects
itself. All inputs to the RAM become “don’t care” and all outputs are high impedance. As VCC falls below
approximately 3.0V, the power switching circuit connects the lithium energy source to RAM to retain
data. During power-up, when VCC rises above approximately 3.0V, the power switching circuit connects
external VCC to the RAM and disconnects the lithium energy source. Normal RAM operation can resume
after VCC exceeds 4.5V.
See “Conditions of Acceptability” at www.maxim-ic.com/TechSupport/QA/ntrl.htm
FRESHNESS SEAL
Each DS1243Y is shipped from Dallas Semiconductor with its lithium energy source disconnected,
insuring full energy capacity. When VCC is first applied at a level greater than VTP, the lithium energy
source is enabled for battery backup operation.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1244W-120 | 0 TIMER(S), REAL TIME CLOCK, PDIP28 |
| DS1244YP-70 | 0 TIMER(S), REAL TIME CLOCK, DMA34 |
| DS1244WP-120 | 0 TIMER(S), REAL TIME CLOCK, DMA34 |
| DS1244Y-70 | 0 TIMER(S), REAL TIME CLOCK, PDMA28 |
| DS1244Y | 0 TIMER(S), REAL TIME CLOCK, PDIP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1243Y+ | 制造商:Maxim Integrated Products 功能描述:Bulk |
| DS1243Y-120 | 功能描述:實(shí)時(shí)時(shí)鐘 64k NV SRAM w/Phantom Clock RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1243Y120+ | 制造商:Maxim Integrated Products 功能描述: |
| DS1243Y-120+ | 功能描述:實(shí)時(shí)時(shí)鐘 64k NV SRAM w/Phantom Clock RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時(shí)間格式:HH:MM:SS RTC 存儲(chǔ)容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| DS1243Y-120+ | 制造商:Maxim Integrated Products 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。