參數(shù)資料
型號: DS100BR210EVK/NOPB
廠商: National Semiconductor
文件頁數(shù): 9/43頁
文件大小: 0K
描述: EVAL KIT FOR DS100BR210
標(biāo)準(zhǔn)包裝: 1
系列: *
P
A
2
A
1
A
0
S
+ A3
Slave Address
a
c
k
0
1
2
3
4
5
6
7
Device
ID
Register Address
a
c
k
S
A
2
A
1
A
0
1
0
1
2
3
4
5
6
7
a
c
k
Slave Address
a
c
k
Data
+ A3
Device
ID
SNLS338E – JANUARY 2011 – REVISED FEBRUARY 2013
TRANSFER OF DATA VIA THE SMBus
During normal operation the data on SDA must be stable during the time when SCL is High.
There are three unique states for the SMBus:
START: A High-to-Low transition on SDA while SCL is High indicates a message START condition.
STOP: A Low-to-High transition on SDA while SCL is High indicates a message STOP condition.
IDLE: If SCL and SDA are both High for a time exceeding tBUF from the last detected STOP condition or if they
are High for a total exceeding the maximum specification for tHIGH then the bus will transfer to the IDLE state.
SMBus TRANSACTIONS
The device supports WRITE and READ transactions. See Table 9 for register address, type (Read/Write, Read
Only), default value and function information.
WRITING A REGISTER
To write a register, the following protocol is used (see SMBus 2.0 specification).
1. The Host drives a START condition, the 7-bit SMBus address, and a “0” indicating a WRITE.
2. The Device (Slave) drives the ACK bit (“0”).
3. The Host drives the 8-bit Register Address.
4. The Device drives an ACK bit (“0”).
5. The Host drive the 8-bit data byte.
6. The Device drives an ACK bit (“0”).
7. The Host drives a STOP condition.
The WRITE transaction is completed, the bus goes IDLE and communication with other SMBus devices may
now occur.
READING A REGISTER
To read a register, the following protocol is used (see SMBus 2.0 specification).
1. The Host drives a START condition, the 7-bit SMBus address, and a “0” indicating a WRITE.
2. The Device (Slave) drives the ACK bit (“0”).
3. The Host drives the 8-bit Register Address.
4. The Device drives an ACK bit (“0”).
5. The Host drives a START condition.
6. The Host drives the 7-bit SMBus Address, and a “1” indicating a READ.
7. The Device drives an ACK bit “0”.
8. The Device drives the 8-bit data value (register contents).
9. The Host drives a NACK bit “1”indicating end of the READ transfer.
10. The Host drives a STOP condition.
The READ transaction is completed, the bus goes IDLE and communication with other SMBus devices may now
occur.
Please see Table 9 for more information.
Figure 6. Typical SMBus Write Operation
Copyright 2011–2013, Texas Instruments Incorporated
17
Product Folder Links: DS100BR111
相關(guān)PDF資料
PDF描述
EBC22DRTS-S93 CONN EDGECARD 44POS DIP .100 SLD
M3DYK-1060K IDC CABLE - MKR10K/MC10F/MPD10K
A3AAB-5006M IDC CABLE- ASC50B/AE50M/ASC50B
H3CKH-6018M IDC CABLE - HKC60H/AE60M/HPK60H
M3DFK-1036R IDC CABLE - MKR10K/MC10M/MCF10K
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS100BR210SQ 制造商:TI 制造商全稱:Texas Instruments 功能描述:Ultra Low Power 10.3 Gbps 2-Channel Repeater with Input Equalization and Output De-Emphasis
DS100BR210SQ/NOPB 功能描述:IC REPEATER 10.3GBPS 2CH 24LLP RoHS:是 類別:集成電路 (IC) >> 接口 - 信號緩沖器,中繼器,分配器 系列:* 標(biāo)準(zhǔn)包裝:160 系列:- 類型:轉(zhuǎn)發(fā)器 Tx/Rx類型:以太網(wǎng) 延遲時(shí)間:- 電容 - 輸入:- 電源電壓:2.37 V ~ 2.63 V 電流 - 電源:60mA 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP(10x10) 包裝:托盤 其它名稱:Q5134101
DS100BR210SQE 制造商:Texas Instruments 功能描述:ULTRA LOW POWER 10.3 GBPS 2-CHANNEL REPEATERS WITH INPUT EQUALIZATION AND OUTPUT DE-EMPHASIS
DS100BR210SQE/NOPB 功能描述:IC REPEATER 10.3GBPS 2CH 24LLP RoHS:是 類別:集成電路 (IC) >> 接口 - 信號緩沖器,中繼器,分配器 系列:* 標(biāo)準(zhǔn)包裝:160 系列:- 類型:轉(zhuǎn)發(fā)器 Tx/Rx類型:以太網(wǎng) 延遲時(shí)間:- 電容 - 輸入:- 電源電壓:2.37 V ~ 2.63 V 電流 - 電源:60mA 安裝類型:表面貼裝 封裝/外殼:64-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-TQFP-EP(10x10) 包裝:托盤 其它名稱:Q5134101
DS100BR410EVK-2 功能描述:其他開發(fā)工具 DS100BR410EVK-2 EVAL BOARD RoHS:否 制造商:Parallax 產(chǎn)品:ELEV-8 Hex Upgrade Kits 類型:Robotics 工具用于評估:ELEV-8 Quadcopter 工作電源電壓: