- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17065 > DC790A (Linear Technology)BOARD DELTA SIGMA ADC LTC2439-1 PDF資料下載
參數(shù)資料
| 型號： | DC790A |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 6/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2439-1 |
| 軟件下載： | QuikEval System |
| 設(shè)計(jì)資源： | DC790A Design File DC790A Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuikEval™ |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 6.8 |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 工作溫度： | 0°C ~ 70°C |
| 已用 IC / 零件： | LTC2439-1 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | LTC2439-1CGN#PBF-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP LTC2439-1IGN#PBF-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP LTC2439-1CGN#TRPBF-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP LTC2439-1IGN#TRPBF-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP LTC2439-1CGN-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP LTC2439-1IGN-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP LTC2439-1IGN#TR-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP LTC2439-1CGN#TR-ND - IC ADC 16BIT 16CH MCRPWR 28SSOP |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
LTC2439-1
14
24391fa
Finally, CS can be used to control the free-running mode
of operation, see Serial Interface Timing Modes section.
Grounding CS will force the ADC to continuously convert
at the maximum output rate selected by FO.
SERIAL INTERFACE TIMING MODES
The LTC2439-1’s 4-wire interface is SPI and MICROWIRE
compatible. This interface offers several flexible modes of
operation. These include internal/external serial clock,
3- or 4-wire I/O, single cycle conversion. The following
sections describe each of these serial interface timing
modes in detail. In all these cases, the converter can use
the internal oscillator (FO = LOW) or an external oscillator
connected to the FO pin. Refer to Table 6 for a summary.
External Serial Clock, Single Cycle Operation
(SPI/MICROWIRE Compatible)
This timing mode uses an external serial clock to shift out
the conversion result and a CS signal to monitor and
control the state of the conversion cycle, see Figure 6.
The serial clock mode is selected on the falling edge of CS.
To select the external serial clock mode, the serial clock pin
(SCK) must be LOW during each CS falling edge.
The serial data output pin (SDO) is Hi-Z as long as CS is
HIGH. At any time during the conversion cycle, CS may be
pulled LOW in order to monitor the state of the converter.
While CS is pulled LOW, EOC is output to the SDO pin.
EOC = 1 while a conversion is in progress and EOC = 0 if
the conversion is complete. If CS is HIGH, the device
automatically enters the low power sleep state once the
conversion is complete.
When the device is in the sleep state, its conversion result
is held in an internal static shift register. The device
remains in the sleep state until the first rising edge of SCK
Table 6. LTC2439-1 Interface Timing Modes
Conversion
Data
Connection
SCK
Cycle
Output
and
Configuration
Source
Control
Waveforms
External SCK, Single Cycle Conversion
External
CS and SCK
Figures 6, 7
External SCK, 3-Wire I/O
External
SCK
Figure 8
Internal SCK, Single Cycle Conversion
Internal
CS
↓
CS
↓
Figures 9, 10
Internal SCK, 3-Wire I/O, Continuous Conversion
Internal
Continuous
Internal
Figure 11
When CS (Pin 16) is HIGH or the converter is in the con-
version state, the SDI input is ignored and may be driven
HIGH or LOW. When CS goes LOW and the conversion is
complete, SDO goes low and then SDI starts to shift in bits
on the rising edge of SCK.
Serial Data Output (SDO)
The serial data output pin, SDO (Pin 17), provides the
result of the last conversion as a serial bit stream (MSB
first) during the data output state. In addition, the SDO pin
is used as an end of conversion indicator during the
conversion and sleep states.
When CS (Pin 16) is HIGH, the SDO driver is switched to
a high impedance state. This allows sharing the serial
interface with other devices. If CS is LOW during the
convert or sleep state, SDO will output EOC. If CS is LOW
during the conversion phase, the EOC bit appears HIGH on
the SDO pin. Once the conversion is complete, EOC goes
LOW. The device remains in the sleep state until the first
rising edge of SCK occurs while CS = LOW.
Chip Select Input (CS)
The active LOW chip select, CS (Pin 16), is used to test the
conversion status and to enable the data input/output
transfer as described in the previous sections.
In addition, the CS signal can be used to trigger a new
conversion cycle before the entire serial data transfer has
been completed. The LTC2439-1 will abort any serial data
transfer in progress and start a new conversion cycle
anytime a LOW-to-HIGH transition is detected at the CS
pin after the converter has entered the data input/output
state (i.e., after the first rising edge of SCK occurs with
CS = LOW). If the device has not finished loading the last
input bit (A0 of SDI) by the time CS pulled HIGH, the
address information is discarded and the previous ad-
dress is kept.
APPLICATIO S I FOR ATIO
WU
UU
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EVAL-AD5535EBZ | BOARD EVALUATION FOR AD5535 |
| SDR0403-390KL | INDUCTOR POWER 39UH 0.59A 0403 |
| EBA22DRMD | CONN EDGECARD 44POS .125 SQ WW |
| EVAL-AD5757SDZ | BOARD EVAL FOR AD5757 |
| EVAL-AD5760SDZ | BOARD EVAL FOR AD5760SDZ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC798B | 功能描述:BOARD DELTA SIGMA ADC LTC2480 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| DC-7G3EWA | 制造商:Kingbright Corporation 功能描述:Red/Green 10-seg LED lightbar, DC-7G3EWA |
| DC7G3HWA | 功能描述:LED條和陣列 7GR 3RED BARGRAFT 10 SEGMENT RoHS:否 制造商:Avago Technologies 產(chǎn)品:LED Light Bars 照明顏色:Red 光強(qiáng)度:45 mcd 封裝:Tube |
| DC-7G3HWA | 制造商:Kingbright Corporation 功能描述: |
| DC7K67J/4LR61 | 制造商:Duracell 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。