參數(shù)資料
型號: DC1011A-C
廠商: Linear Technology
文件頁數(shù): 8/38頁
文件大小: 0K
描述: BOARD DELTA SIGMA ADC LTC2494
軟件下載: QuikEval System
設(shè)計資源: DC1011A Schematic
DC1011A Design Files
標準包裝: 1
系列: Easy Drive™, QuikEval™
ADC 的數(shù)量: 1
位數(shù): 16
采樣率(每秒): 15
數(shù)據(jù)接口: MICROWIRE?,串行,SPI?
已用 IC / 零件: LTC2494
已供物品:
相關(guān)產(chǎn)品: LTC2494IUHF#TRPBF-ND - IC ADC 16BIT W/PGA 38-QFN
LTC2494CUHF#TRPBF-ND - IC ADC 16BIT W/PGA 38-QFN
LTC2494CUHF#PBF-ND - IC ADC 16BIT W/PGA 38-QFN
LTC2494IUHF#PBF-ND - IC ADC 16BIT W/PGA 38-QFN
LTC2494
2494fd
applications inForMation
In order to achieve optimum performance, if an external
amplifier is not used, short these pins directly together
(ADCINP to MUXOUTP and ADCINN to MUXOUTN) and
minimize their capacitance to ground.
SERIAL INTERFACE PINS
The LTC2494 transmits the conversion result, reads the
input configuration, and receives a START of conversion
command through a synchronous 3- or 4-wire interface.
Duringtheconversionandsleepstates,thisinterfacecanbe
usedtoaccesstheconverterstatus.Duringthedataoutput
state, it is used to read the conversion result, program the
input channel, rejection frequency, speed multiplier, select
the temperature sensor and set the gain.
Serial Clock Input/Output (SCK)
The serial clock pin (SCK) is used to synchronize the data
input/output transfer. Each bit is shifted out of the SDO
pin on the falling edge of SCK and data is shifted into the
SDI pin on the rising edge of SCK.
The serial clock pin (SCK) can be configured as either a
master (SCK is an output generated internally) or a slave
(SCK is an input and applied externally). Master mode
(internal SCK) is selected by simply floating the SCK pin.
Slavemode(externalSCK)isselectedbydrivingSCKLOW
during power-up and each falling edge of CS. Specific
details of these SCK modes are described in the Serial
Interface Timing Modes section.
Serial Data Output (SDO)
The serial data output pin (SDO) provides the result of the
last conversion as a serial bit stream (MSB first) during
the data output state. In addition, the SDO pin is used as
an end of conversion indicator during the conversion and
sleep states.
When CS is HIGH, the SDO driver is switched to a high
impedance state in order to share the data output line with
other devices. If CS is brought LOW during the conversion
phase, the EOC bit (SDO pin) will be driven HIGH. Once
the conversion is complete, if CS is brought LOW, EOC will
be driven LOW indicating the conversion is complete and
the result is ready to be shifted out of the device.
Chip Select (CS)
TheactiveLOWCSpinisusedtotesttheconversionstatus,
enable I/O data transfer, initiate a new conversion, control
the duration of the sleep state and set the SCK mode.
At the conclusion of a conversion cycle, while CS is HIGH,
the device remains in a low power sleep state where the
supply current is reduced several orders of magnitude.
In order to exit the sleep state and enter the data output
state, CS must be pulled LOW. Data is now shifted out
the SDO pin under control of the SCK pin as described
previously.
A new conversion cycle is initiated either at the conclusion
of the data output cycle (all 24 data bits read) or by pulling
CS HIGH any time between the first and 24th rising edges
of the serial clock (SCK). In this case, the data output is
aborted and a new conversion begins.
Serial Data Input (SDI)
The serial data input (SDI) is used to select the input
channel, rejection frequency, speed multiplier, gain, and to
access the integrated temperature sensor. Data is shifted
into the device during the data output/input state on the
rising edge of SCK while CS is LOW.
OUTPUT DATA FORMAT
The LTC2494 serial output stream is 24 bits long. The
first bit indicates the conversion status, the second bit is
always zero, and the third bit conveys sign information.
The next 17 bits are the conversion result, MSB first. The
remaining 4 bits are always LOW.
Bit 23 (first output bit) is the end of conversion (EOC)
indicator. This bit is available on the SDO pin during the
conversion and sleep states whenever CS is LOW. This bit
is HIGH during the conversion cycle, goes LOW once the
conversion is complete, and is Hi-Z when CS is HIGH.
Bit 22 (second output bit) is a dummy bit (DMY) and is
always LOW.
Bit 21 (third output bit) is the conversion result sign
indicator (SIG). If the selected input (VIN = IN+ – IN) is
greater than or equal to 0V, this bit is HIGH. If VIN < 0,
this bit is LOW.
相關(guān)PDF資料
PDF描述
V24C48E150B2 CONVERTER MOD DC/DC 48V 150W
EVAL-AD5504EBZ BOARD EVAL FOR AD5504
V24C48E150B CONVERTER MOD DC/DC 48V 150W
0210490950 CABLE JUMPER 1.25MM .127M 25POS
DC1011A-B BOARD DELTA SIGMA ADC LTC2496
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DC-1012 制造商:BCM Advanced Research 功能描述:BCM NANO-ITX POWER BOARD - Bulk
DC1012080 WAF 制造商:ON Semiconductor 功能描述:
DC1012-103L 制造商:Coilcraft Inc 功能描述:Power inductor, 10% tol, RoHS
DC1012-104L 制造商:Coilcraft Inc 功能描述:Power inductor, 10% tol, RoHS
DC1012-123L 制造商:Coilcraft Inc 功能描述:Power inductor, 10% tol, RoHS