參數(shù)資料
型號： DC1011A-B
廠商： Linear Technology
文件頁數(shù)： 10/32頁
文件大?。?/td> 0K
描述： BOARD DELTA SIGMA ADC LTC2496
軟件下載： QuikEval System
設(shè)計資源： DC1011A Schematic
DC1011A Design Files
標(biāo)準(zhǔn)包裝： 1
系列： Easy Drive™, QuikEval™
ADC 的數(shù)量： 1
位數(shù)： 16
采樣率（每秒）： 6.9
數(shù)據(jù)接口： MICROWIRE?，串行，SPI?
已用 IC / 零件： LTC2496
已供物品： 板
相關(guān)產(chǎn)品： LTC2496CUHF#TRPBF-ND - IC ADC 16BIT DELTA SIG 38-QFN
LTC2496IUHF#TRPBF-ND - IC ADC 16BIT DELTA SIG 38-QFN
LTC2496CUHF#PBF-ND - IC ADC 16BIT DELTA SIG 38-QFN
LTC2496IUHF#PBF-ND - IC ADC 16BIT DELTA SIG 38-QFN
LTC2496
2496fb
applicaTions inForMaTion
When the device is in the sleep state, its conversion re-
sult is held in an internal static shift register. The device
remains in the sleep state until the first rising edge of SCK
is seen while CS is LOW. The input data is then shifted
in via the SDI pin on each rising edge of SCK (including
the first rising edge). The channel selection will be used
for the following conversion cycle. If the input channel is
changed during this I/O cycle, the new settings take effect
on the conversion cycle following the data input/output
cycle. The output data is shifted out the SDO pin on each
falling edge of SCK. This enables external circuitry to
latch the output on the rising edge of SCK. EOC can be
latched on the first rising edge of SCK and the last bit of
the conversion result can be latched on the 24th rising
edge of SCK. On the 24th falling edge of SCK, the device
begins a new conversion and SDO goes HIGH (EOC = 1)
indicating a conversion is in progress.
At the conclusion of the data cycle, CS may remain LOW
and EOC monitored as an end-of-conversion interrupt.
Typically, CS remains LOW during the data output/input
state. However, the data output state may be aborted by
pulling CS HIGH any time between the 1st falling edge
and the 24th falling edge of SCK, see Figure 5. On the
rising edge of CS, the device aborts the data output state
and immediately initiates a new conversion. In order to
program a new input channel, 8 SCK clock pulses are
required. If the data output sequence is aborted prior to
the 8th falling edge of SCK, the new input data is ignored
and the previously selected input channel remains valid.
If the rising edge of CS occurs after the 8th falling edge
of SCK, the new input channel is loaded and valid for the
next conversion cycle.
Figure 5. External Serial Clock, Reduced Output Data Length and Valid Channel Selection
10F
0.1F
2.7V TO 5.5V
Hi-Z
2496 F05
CS
SCK
(EXTERNAL)
SDI
SDO
CONVERSION
SLEEP
DATA INPUT/OUTPUT
SLEEP
CONVERSION
VCC
fO
REF+
REF–
CH0
CH7
CH8
CH15
COM
SCK
SDI
SDO
CS
GND
28
35
29
30
8
15
16
23
7
38
37
1,3,4,5,6,31,32,33,39
36
34
REFERENCE
VOLTAGE
0.1V TO VCC
ANALOG
INPUTS
= EXTERNAL OSCILLATOR
= INTERNAL OSCILLATOR
LTC2496
4-WIRE
SPI INTERFACE
EOC
BIT 20 BIT 19 BIT 18 BIT 17 BIT 16
BIT 15
BIT 21
BIT 22
BIT 23
1
2
3
4
5
6
7
8
1
0
EN
SGL
A2
A1
A0
ODD
DON'T CARE
MSB
SIG
“0”
相關(guān)PDF資料
PDF描述
EVAL-AD5501EBZ BOARD EVAL FOR AD5501
V24C48C50BL CONVERTER MOD DC/DC 48V 50W
V24C36C50BL CONVERTER MOD DC/DC 36V 50W
EVAL-AD5443EBZ BOARD EVAL FOR AD5433
DC1011A-A BOARD DELTA SIGMA ADC LTC2498
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DC1011A-C 功能描述:BOARD DELTA SIGMA ADC LTC2494 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:Easy Drive™, QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件
DC-1012 制造商:BCM Advanced Research 功能描述:BCM NANO-ITX POWER BOARD - Bulk
DC1012080 WAF 制造商:ON Semiconductor 功能描述:
DC1012-103L 制造商:Coilcraft Inc 功能描述:Power inductor, 10% tol, RoHS
DC1012-104L 制造商:Coilcraft Inc 功能描述:Power inductor, 10% tol, RoHS
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*