參數資料
型號: DC1009A-B
廠商: Linear Technology
文件頁數: 14/30頁
文件大?。?/td> 0K
描述: BOARD DELTA SIGMA ADC LTC2488
軟件下載: QuikEval System
設計資源: DC1009A Design File
DC1009A Schematic
標準包裝: 1
系列: Easy Drive™, QuikEval™
ADC 的數量: 1
位數: 16
采樣率(每秒): 6.9
數據接口: MICROWIRE?,串行,SPI?
已用 IC / 零件: LTC2488
已供物品:
相關產品: LTC2488CDE#TRPBF-ND - IC ADC 16BIT DELTA SIG 14-DFN
LTC2488IDE#TRPBF-ND - IC ADC 16BIT DELTA SIG 14-DFN
LTC2488CDE#PBF-ND - IC ADC 16BIT DELTA SIG 14-DFN
LTC2488IDE#PBF-ND - IC ADC 16BIT DELTA SIG 14-DFN
LTC2488
21
2488fa
APPLICATIONS INFORMATION
Whenever SCK is LOW, the LTC2488’s internal pull-up at
SCK is disabled. Normally, SCK is not externally driven if
the device is operating in the internal SCK timing mode.
However, certain applications may require an external
driver on SCK. If the driver goes Hi-Z after outputting a
LOW signal, the internal pull-up is disabled. An external
10k pull-up resistor prevents the device from exiting the
internal SCK mode under this condition.
A similar situation may occur during the sleep state when
CS is pulsed HIGH-LOW-HIGH in order to test the conver-
sion status. If the device is in the sleep state (EOC = 0),
SCK will go LOW. If CS goes HIGH before the time tEOCtest,
the internal pull-up is activated. If SCK is heavily loaded,
the internal pull-up may not restore SCK to a HIGH state
before the next falling edge of CS. The external 10k pull-up
resistor prevents the device from exiting the internal SCK
mode under this condition.
PRESERVING THE CONVERTER ACCURACY
The LTC2488 is designed to reduce as much as possible
sensitivity to device decoupling, PCB layout, anti-aliasing
circuits, line frequency perturbations, and temperature
sensitivity. In order to achieve maximum performance a
few simple precautions should be observed.
Digital Signal Levels
The LTC2488’s digital interface is easy to use. Its digital
inputs SDI, FO, CS, and SCK (in external serial clock mode)
accept standard CMOS logic levels. Internal hysteresis
circuits can tolerate edge transition times as slow as
100μs.
The digital input signal range is 0.5V to VCC – 0.5V. During
transitions, the CMOS input circuits draw dynamic cur-
rent. For optimal performance, application of signals to
the serial data interface should be reserved for the sleep
and data output periods.
During the conversion period, overshoot and undershoot
of fast digital signals applied to both the serial digital in-
terface and the external oscillator pin (FO) may degrade
the converter performance. Undershoot and overshoot
occur due to impedance mismatch of the circuit board
trace at the converter pin when the transition time of an
external control signal is less than twice the propagation
delay from the driver to the input pin. For reference, on a
regular FR-4 board, the propagation delay is approximately
183ps/inch. In order to prevent overshoot, a driver with
a 1ns transition time must be connected to the converter
through a trace shorter than 2.5 inches. This becomes
difcult when shared control lines are used and multiple
reections occur.
Parallel termination near the input pin of the LTC2488 will
eliminate this problem, but will increase the driver power
dissipation. A series resistor from 27Ω to 54Ω (depend-
ing on the trace impedance and connection) placed near
the driver will also eliminate over/under shoot without
additional driver power dissipation.
For many applications, the serial interface pins (SCK, SDI,
CS, FO) remain static during the conversion cycle and
no degradation occurs. On the other hand, if an external
oscillator is used (FO driven externally) it is active during
the conversion cycle. Moreover, the digital lter rejection
is minimal at the clock rate applied to FO. Care must be
taken to ensure external inputs and reference lines do not
cross this signal or run near it. These issues are avoided
when using the internal oscillator.
Driving the Input and Reference
The input and reference pins of the LTC2488 are connected
directly to a switched capacitor network. Depending on
the relationship between the differential input voltage and
the differential reference voltage, these capacitors are
switched between these four pins. Each time a capacitor
is switched between two of these pins, a small amount
of charge is transferred. A simplied equivalent circuit is
shown in Figure 10.
When using the LTC2488’s internal oscillator, the input
capacitor array is switched at 123kHz. The effect of the
charge transfer depends on the circuitry driving the in-
put/reference pins. If the total external RC time constant
is less than 580ns the errors introduced by the sampling
process are negligible since complete settling occurs.
Typically, the reference inputs are driven from a low imped-
ance source. In this case, complete settling occurs even
with large external bypass capacitors. The inputs (CH0 to
相關PDF資料
PDF描述
AD9787-DPG2-EBZ BOARD EVALUATION FOR AD9787
ESA10DTKS CONN EDGECARD 20POS DIP .125 SLD
SDR0604-331KL INDUCTOR POWER 330UH 10% SMD
AD9788-DPG2-EBZ BOARD EVALUATION FOR AD9788
SLPX223M025E7P3 CAP ALUM 22000UF 25V 20% SNAP
相關代理商/技術參數
參數描述
DC1009A-C 功能描述:BOARD DELTA SIGMA ADC LTC2486 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數轉換器 (ADC) 系列:Easy Drive™, QuikEval™ 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數量:1 位數:12 采樣率(每秒):94.4k 數據接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標準):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
DC100A10 功能描述:固態(tài)繼電器-工業(yè)安裝 SSR DC OUTPUT 10A 90-140VAC RoHS:否 制造商:Crydom 控制電壓范圍:4 VDC to 32 VDC 負載電壓額定值:7 VDC to 72 VDC 負載電流額定值:160 A 觸點形式: 輸出設備:SSR 安裝風格:Panel
DC100A10C 功能描述:固態(tài)繼電器-工業(yè)安裝 SSR DC OUTPUT 10A 90-140VAC RoHS:否 制造商:Crydom 控制電壓范圍:4 VDC to 32 VDC 負載電壓額定值:7 VDC to 72 VDC 負載電流額定值:160 A 觸點形式: 輸出設備:SSR 安裝風格:Panel
DC100A20 功能描述:固態(tài)繼電器-工業(yè)安裝 SSR DC OUTPUT 20A 90-140VAC RoHS:否 制造商:Crydom 控制電壓范圍:4 VDC to 32 VDC 負載電壓額定值:7 VDC to 72 VDC 負載電流額定值:160 A 觸點形式: 輸出設備:SSR 安裝風格:Panel
DC100A20C 功能描述:固態(tài)繼電器-工業(yè)安裝 SSR DC OUTPUT 20A 90-140VAC RoHS:否 制造商:Crydom 控制電壓范圍:4 VDC to 32 VDC 負載電壓額定值:7 VDC to 72 VDC 負載電流額定值:160 A 觸點形式: 輸出設備:SSR 安裝風格:Panel