- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382924 > DAC1205D750HW (NXP Semiconductors N.V.) Dual 12-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating PDF資料下載
參數(shù)資料
| 型號(hào)： | DAC1205D750HW |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual 12-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating |
| 封裝： | DAC1205D750HW/C1<SOT638-1 (HTQFP100)|<<http://www.nxp.com/packages/SOT638-1.html<1<Always Pb-free,;DAC1205D750HW/C1<SOT638-1 (HTQFP100)|<<http://www.nxp.com/packages/SOT6 |
| 文件頁(yè)數(shù)： | 14/42頁(yè) |
| 文件大?。?/td> | 352K |
| 代理商： | DAC1205D750HW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)
DAC1205D750
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 3 — 7 June 2011
14 of 42
NXP Semiconductors
DAC1205D750
Dual 12-bit DAC, up to 750 Msps; 4x and 8x interpolating
Table 6.
R/W
0
1
In
Table 7
N1 and N0 indicate the number of bytes transferred after the instruction byte.
Table 7.
N1
0
0
1
1
A0 to A4: indicate which register is being addressed. In the case of a multiple transfer, this
address concerns the first register after which the next registers follow directly in a
decreasing order according to
Table 9 “Register allocation map”
.
10.2.2
SPI timing description
The interface can operate at a frequency of up to 15 MHz. The SPI timing is shown in
Figure 4
.
R/W indicates the mode access, (see
Table 6
)
Fig 3.
SPI protocol
001aaj812
RESET_N
SCS_N
SCLK
SDIO
SDO
(optional)
R/W
N1
N0
A4
A3
A2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
Read or Write mode access description
Description
Write mode operation
Read mode operation
Number of bytes transferred
N0
0
1
0
1
Number of bytes
1 byte transferred
2 bytes transferred
3 bytes transferred
4 bytes transferred
Fig 4.
SPI timing diagram
001aaj813
50 %
t
w(RESET_N)
t
su(SCS_N)
t
su(SDIO)
t
h(SDIO)
t
h(SCS_N)
t
w(SCLK)
50 %
RESET_N
SCS_N
SCLK
SDIO
50 %
50 %
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC1401D125HL | Dual 14-bit DAC, up to 125 Msps |
| DAC1401D125HL | Dual 14-bit DAC, up to 125 Msps |
| DAC1403D160HW | Dual 14 bits DAC, up to 160 MHz, 2 x interpolating |
| DAC1403D160 | |
| DAC1403D160HW | Dual 14 bits DAC, up to 160 MHz, 2 x interpolating |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1205D750HW/C1,5 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC DL 12BIT DAC 750MSPS RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC1208 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit, uP Compatible, Double-Buffered D to A Converters |
| DAC1208D650 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating with JESD204A interface |
| DAC1208D650HN | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating with JESD204A interface |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。