- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382924 > DAC1205D650HW (NXP Semiconductors N.V.) Dual 12-bit DAC, up to 650 Msps; 2x 4x and 8x interpolating PDF資料下載
參數(shù)資料
| 型號： | DAC1205D650HW |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設及接口 |
| 英文描述： | Dual 12-bit DAC, up to 650 Msps; 2x 4x and 8x interpolating |
| 封裝： | DAC1205D650HW/C1<SOT638-1 (HTQFP100)|<<http://www.nxp.com/packages/SOT638-1.html<1<Always Pb-free,;DAC1205D650HW/C1<SOT638-1 (HTQFP100)|<<http://www.nxp.com/packages/SOT6 |
| 文件頁數(shù)： | 22/43頁 |
| 文件大小： | 295K |
| 代理商： | DAC1205D650HW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
DAC1205D650
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 13 September 2010
22 of 43
NXP Semiconductors
DAC1205D650
Dual 12-bit DAC, up to 650 Msps; 2
×
4
×
and 8
×
interpolating
In the Interleaved mode, both DACs use the same data input at twice the Dual-port mode
frequency. Data enters the latch on the rising edge of the internal clock signal. The data is
sent to either latch I or latch Q, depending on the SELIQ signal; see
Figure 7
.
The SELIQ input (pin 41) allows the synchronization of the internally de-multiplexed I and
Q channels; see
Figure 7 “Interleaved mode timing (8￥ interpolation, latch on rising
edge)”
.
SELIQ can be either a synchronous or asynchronous (single rising edge, single pulse)
signal. The first data bits following the SELIQ rising edge are sent in channel I and
following data bits are sent in channel Q. After this, the data is distributed alternately
between both channels.
n in Qn = 11 and for In is 0 to 11.
Fig 6.
Interleaved mode operation
Fig 7.
Interleaved mode timing (8
×
interpolation, latch on rising edge)
001aaj586
LATCH
I
2
×
2
×
2
×
FIR 1
FIR 1
FIR 2
FIR 2
FIR 3
FIR 3
LATCH
Q
2
×
2
×
2
×
In
Qn/SELIQ
001aaj814
N
In
SELIQ
(synchronous alternative)
SELIQ
(asynchronous alternative 1)
SELIQ
(asynchronous alternative 2)
CLK
dig
Latch I output
Latch Q output
XX
N
N + 2
N + 1
N + 2
N + 3
N + 4
N + 5
XX
N + 1
N + 3
相關PDF資料 |
PDF描述 |
|---|---|
| DAC1205D650HW | Dual 12-bit DAC, up to 650 Msps; 2x 4x and 8x interpolating |
| DAC1205D650 | |
| DAC1205D750HW | Dual 12-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating |
| DAC1205D750HW | Dual 12-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating |
| DAC1401D125HL | Dual 14-bit DAC, up to 125 Msps |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1205D650HW/C1 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 12-bit DAC, up to 650 Msps; 2′ 4′ and 8′ interpolating |
| DAC1205D650HW/C1,5 | 功能描述:數(shù)模轉換器- DAC IC DAC 12BIT 650MSPS DL RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC1205D650HW-C1 | 功能描述:數(shù)模轉換器- DAC DAC RoHS:否 制造商:IDT 轉換器數(shù)量:2 DAC 輸出端數(shù)量:4 轉換速率:650 MSPs 分辨率:12 bit 接口類型:Serial, SPI 穩(wěn)定時間:20 ns 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:TQFP-100 封裝: |
| DAC1205D650HW-C18 | 制造商:Integrated Device Technology Inc 功能描述:BST - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。