參數(shù)資料
型號(hào): CY7C028V-20ACT
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: SRAM
英文描述: 3.3V 32K/64K x 16/18 Dual-Port Static RAM
中文描述: 64K X 16 DUAL-PORT SRAM, 20 ns, PQFP100
封裝: PLASTIC, MS-026, TQFP-100
文件頁(yè)數(shù): 21/22頁(yè)
文件大?。?/td> 635K
代理商: CY7C028V-20ACT
CY7C027V/027AV/028V
CY7C037AV/038V
Document #: 38-06078 Rev. *D
Page 8 of 22
Figure 3. AC Test Loads and Waveforms
3.0V
GND
90%
10%
3ns
3 ns
10%
ALL INPUT PULSES
(a) Normal Load (Load 1)
R1 = 590
3.3 V
OUTPUT
R2 = 435
C= 30 pF
VTH = 1.4 V
OUTPUT
C= 30 pF
(b) Thévenin Equivalent (Load 1)
(c) Three-State Delay(Load 2)
R1 = 590
R2 = 435
3.3 V
OUTPUT
C= 5pF
RTH = 250
including scope and jig)
(Used for tLZ, tHZ, tHZWE, & tLZWE
Switching Characteristics Over the Operating Range[12]
Parameter
Description
CY7C027V/027AV/028V/
CY7C037AV/CY7C038V
Unit
-15
-20
-25
Min
Max
Min
Max
Min
Max
Read Cycle
tRC
Read cycle time
15
20
25
ns
tAA
Address to data valid
15
20
25
ns
tOHA
Output hold from address change
3
3
3
ns
tACE[13]
CE LOW to data valid
15
20
25
ns
tDOE
OE LOW to data valid
–10
12–13
ns
OE LOW to Low Z
3
–3
ns
OE HIGH to High Z
10
12
15
ns
tLZCE[14, 15, 16]
CE LOW to Low Z
3
3
3
ns
CE HIGH to High Z
10
–12–15
ns
tPU[16]
CE LOW to power-up
0
0
0
ns
tPD[16]
CE HIGH to power-down
15
20
25
ns
tABE[13]
Byte enable access time
15
20
25
ns
Write Cycle
tWC
Write cycle time
15
20
25
ns
tSCE[13]
CE LOW to write end
12
16
20
ns
tAW
Address valid to write end
12
16
20
ns
tHA
Address hold from write end
0
0
0
ns
tSA[13]
Address setup to write start
0
0
0
ns
tPWE
Write pulse width
12–17–22–
ns
tSD
Data setup to write end
10–12–15–
ns
Notes
12. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified
IOI/IOH and 30 pF load capacitance.
13. To access RAM, CE=L, UB=L, SEM=H. To access semaphore, CE=H and SEM=L. Either condition must be valid for the entire tSCE time.
14. At any given temperature and voltage condition for any given device, tHZCE is less than tLZCE and tHZOE is less than tLZOE.
15. Test conditions used are Load 2.
16. This parameter is guaranteed by design, but it is not production tested. For information on port-to-port delay through RAM cells from writing port to reading port,
refer to Figure 11.
相關(guān)PDF資料
PDF描述
CY7C056V-15AXC 3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static
CY7C057V-12AXC 3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static
CY7C057V-15BBXC 3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static
CY7C057V-15AXI 3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static
CY7C057V-15AXC 3.3V 16K/32K x 36 FLEx36™ Asynchronous Dual-Port Static
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C028V-20AI 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Dual 3.3V 1M-Bit 64K x 16 20ns 100-Pin TQFP Tray
CY7C028V-20AXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.3V 64Kx16 COM Async Dual Port 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C028V-20AXCT 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.3V 64Kx16 COM Async Dual Port 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C028V-20AXI 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.3V 64Kx16 IND Async Dual Port 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C028V-25AC 功能描述:IC SRAM 1MB DUAL 100-TQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:4K (512 x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR)