- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1992 > CY28551LFXC-3T (Silicon Laboratories Inc)IC CLOCK INTEL/AMD SIS VIA 56QFN PDF資料下載
參數(shù)資料
| 型號： | CY28551LFXC-3T |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 27/28頁 |
| 文件大小： | 0K |
| 描述： | IC CLOCK INTEL/AMD SIS VIA 56QFN |
| 標準包裝： | 2,000 |
| 類型： | 時鐘/頻率發(fā)生器 |
| PLL： | 是 |
| 主要目的： | Intel CPU，AMD CPU |
| 輸入： | 晶體 |
| 輸出： | HCSL，LVCMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:20 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 400MHz |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 56-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 56-QFN（8x8） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁
CY28551-3
......................Document #: 001-05677 Rev. *D Page 8 of 28
Byte 5: Control Register 5
Bit
@Pup
Type
Name
Description
7
0
R/W
CPU_SS1
CPU (PLL1) Spread Spectrum Selection
00: –0.5% (peak to peak)
01: ±0.25% (peak to peak)
10: –1.0% (peak to peak)
11: ±0.5% (peak to peak)
6
0
R/W
CPU_SS0
5
0
R/W
CPU_SS_OFF
PLL1 (CPUPLL) Spread Spectrum Enable
0 = Spread off, 1 = Spread on.
4
0
R/W
PCIE_SS0
PLL2 (PCIEPLL) Spread Spectrum Selection
0: –0.5% (peak to peak)
0: –1.0% (peak to peak)
3
0
R/W
PCIE_SS_OFF
PLL2 (PCIEPLL) Spread Spectrum Enable
0: SRC spread off, 1: SRC spread on.
2
0
R/W
SATA_SS_OFF
PLL3 (SATAPLL) Spread Spectrum Enable
0 = Spread off, 1 = Spread on
1
HW
R/W
SEL24_48
24M/48-MHz output selection
0 = 48 MHz, 1 = 24 MHz
0
R/W
Reserved
Byte 6: Control Register 6
Bit
@Pup
Type
Name
Description
7
0
R/W
SW_RESET
Software Reset.
When set, the device will assert a reset signal on SRESET# upon
completion of the block/word/byte write that set it. After asserting and
deasserting the SRESET# this bit will self clear (set to 0).
6
0
R/W
Reserved
5
0
R/W
FIX_LINK_PCI
LINK and PCI clock source selection
0 = PLL2(SRCPLL), 1 = PLL3 (SATAPLL)
4
HW
R
FSD
FSD Reflects the value of the FSD pin sampled on power-up. 0 = FSD
was low during VTT_PWRGD# assertion.
3
HW
R
FSC
FSC Reflects the value of the FSC pin sampled on power-up. 0 = FSC
was low during VTT_PWRGD# assertion.
2
HW
R
FSB
FSB Reflects the value of the FSB pin sampled on power-up 0 = FSB was
LOW during VTT_PWRGD# assertion.
1
HW
R
FSA
FSA Reflects the value of the FSA pin sampled on power-up. 0 = FSA was
LOW during VTT_PWRGD# assertion
0
HW
R
POWERGOOD
Power Status bit:
0 = Internal power or Internal resets are NOT valid
1 = Internal power and Internal resets are valid
Read only Bit 7 sets to 0 when Bit 7 =0
Byte 7: Vendor ID
Bit
@Pup
Type
Name
Description
7
0
R
Revision Code Bit 3 Revision Code Bit 3
6
0
R
Revision Code Bit 2 Revision Code Bit 2
5
0
R
Revision Code Bit 1 Revision Code Bit 1
4
0
R
Revision Code Bit 0 Revision Code Bit 0
3
1
R
Vendor ID Bit 3
2
0
R
Vendor ID Bit 2
1
0
R
Vendor ID Bit 1
相關PDF資料 |
PDF描述 |
|---|---|
| CY28551LFXC | IC CLOCK INTEL/AMD SIS VIA 64QFN |
| CY2SSTV855ZXI | IC CLOCK DIFFDRV PLL DDR 28TSSOP |
| CY2SSTV857ZXI-27 | IC CLK DDR266/333BUF1:10 48TSSOP |
| CY2SSTV857ZXI-32 | IC CLK DDR266/333BUF1:10 48TSSOP |
| CY505YC64DT | IC CLK CK505 BROADWATER 64TSSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY28551LFXCT | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Universal System Clk Intel AMD SiS Via RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CY2862-000 | 制造商:TE Connectivity 功能描述:82A0111-4-9-G110 |
| CY2863-000 | 制造商:TE Connectivity 功能描述:82A0111-8-9-G110 - Bulk |
| CY28800 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:100-MHz Differential Buffer for PCI Express and SATA |
| CY28800OXC | 功能描述:時鐘緩沖器 PCI Express & Sata Diff Buffer 100MHz RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。