- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8993 > CY28329ZXCT (Silicon Laboratories Inc)IC CLOCK CK408B PLUMAS 56SSOP PDF資料下載
參數(shù)資料
| 型號： | CY28329ZXCT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 12/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK CK408B PLUMAS 56SSOP |
| 標準包裝： | 2,000 |
| 類型： | * |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:24 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 133MHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
| 其它名稱： | SLCY28329ZXCT |
CY28329
....................... Document #: 38-07040 Rev. *E Page 5 of 16
Data Byte 1:
Bit
Pin#
Name
Description
Type
Power On
Default
Bit 7
–
CPU Mult0 Value
R
HW
Bit 6
53, 54
CPU3
CPU3#
CPU3 Output Enable
1 = Enabled; 0 = Disabled
R/W
1
Bit 5
–
Reserved, set = 0
R/W
0
Bit 4
–
Reserved, set = 0
R/W
0
Bit 3
–
Reserved, set = 0
R/W
0
Bit 2
44, 45
CPU2
CPU2#
CPU2 Output Enable
1 = Enabled; 0 = Disabled
R/W
1
Bit 1
48, 49
CPU1
CPU1#
CPU1Output Enable
1 = Enabled; 0= Disabled
R/W
1
Bit 0
51, 52
CPU0
CPU0#
CPU0 Output Enable
1 = Enabled; 0 = Disabled
R/W
1
Data Byte 2:
Bit
Pin#
Name
Pin Description
Type
Power On
Default
Bit 7
–
Reserved, set = 0
R
0
Bit 6
18
PCI6
PCI6 Output Enable
1 = Enabled; 0 = Disabled
R/W
1
Bit 5
17
PCI5
PCI5 Output Enable
1 = Enabled; 0 = Disabled
R/W
1
Bit 4
16
PCI4
PCI4 Output Enable
1 = Enabled; 0 = Disabled
R/W
1
Bit 3
13
PCI3
PCI3 Output Enable
1 = Enabled; 0 = Disabled
R/W
1
Bit 2
12
PCI2
PCI2 Output Enable
1 = Enabled; 0 = Disabled
R/W
1
Bit 1
11
PCI1
PCI1 Output Enable
1 = Enabled; 0 = Disabled
R/W
1
Bit 0
10
PCI0
PCI0 Output Enable
1 = Enabled; 0 = Disabled
R/W
1
Data Byte 3:
Bit
Pin#
Name
Pin Description
Type
Power On
Default
Bit 7
38
DOT
DOT 48 MHz Output Enable, 1 = enabled, 0 = disabled
R/W
1
Bit 6
39
USB
USB 48 MHz Output Enable, 1 = enabled, 0 = disabled
R/W
1
Bit 5
7
PCI_F2
Allow control of PCI_F2 with assertion of PCI_STOP#
0 = Free running; 1 = Stopped with PCI_STOP#
R/W
0
Bit 4
6
PCI_F1
Allow control of PCI_F1 with assertion of PCI_STOP#
0 = Free running; 1 = Stopped with PCI_STOP#
R/W
0
Bit 3
5
PCI_F0
Allow control of PCI_F0 with assertion of PCI_STOP#
0 = Free running; 1 = Stopped with PCI_STOP#
R/W
0
Bit 2
7
PCI_F2
PCI_F2 Output Enable, 1 = enabled, 0 = disabled
R/W
1
Bit 1
6
PCI_F1
PCI_F1Output Enable, 1 = enabled, 0 = disabled
R/W
1
Bit 0
5
PCI_F0
PCI_F0 Output Enable, 1 = enabled, 0 = disabled
R/W
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28329OXCT | IC CLOCK CK408B PLUMAS 56SSOP |
| VE-J4L-MZ-F2 | CONVERTER MOD DC/DC 28V 25W |
| ADG3301BKSZ-REEL7 | TRANSLATOR SGL LL BIDIR SC70-6 |
| VE-J4L-MZ-F1 | CONVERTER MOD DC/DC 28V 25W |
| VI-24B-MY-F3 | CONVERTER MOD DC/DC 95V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY2833 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Intel CK408 Mobile Clock Synthesizer |
| CY28330 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Generator for AMD⑩ Hammer |
| CY28330OC | 制造商:Cypress Semiconductor 功能描述: |
| CY28330OCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Generator for AMD⑩ Hammer |
| CY28331 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Clock Generator for AMD⑩ Hammer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。