1.1.3 Analog Input Span Considerations The CS5521/22/23/24/28 is designed to measure full-scale ranges of 25 mV, " />
參數(shù)資料
型號(hào)： CS5522-ASZR
廠商： Cirrus Logic Inc
文件頁(yè)數(shù)： 7/56頁(yè)
文件大?。?/td> 0K
描述： IC ADC 24BIT 2CH 20-SSOP
標(biāo)準(zhǔn)包裝： 1,000
位數(shù)： 24
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 14.8mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 20-SSOP（0.209"，5.30mm 寬）
供應(yīng)商設(shè)備封裝： 20-SSOP
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 2 個(gè)差分，單極；2 個(gè)差分，雙極
CS5521/22/23/24/28
DS317F8
15
1.1.3 Analog Input Span Considerations
The CS5521/22/23/24/28 is designed to measure
full-scale ranges of 25 mV, 55 mV, 100 mV, 1 V,
2.5 V, and 5 V. Other full scale values can be ac-
commodated by performing a system calibration
within the limits specified. See the Calibration sec-
tion for more details. Another way to change the
full scale range is to increase or to decrease the
voltage reference to a voltage other than 2.5 . See
the Voltage Reference section for more details.
Three factors set the operating limits for the input
span. They include: instrumentation amplifier satu-
ration, modulator 1’s density, and a lower reference
voltage. When the 25 mV, 55 mV, or 100 mV
range is selected, the input signal (including the
common-mode voltage and the amplifier offset
voltage) must not cause the 20X amplifier to satu-
rate in either its input stage or output stage. To pre-
vent saturation, the absolute voltages on AIN+ and
AIN- must stay within the limits specified (refer to
the Analog Input section). Additionally, the differ-
ential output voltage of the amplifier must not ex-
ceed 2.8 V. The equation
ABS(VIN + VOS) x 20 = 2.8 V
defines the differential output limit, where
VIN = (AIN+) - (AIN-)
is the differential input voltage and VOS is the ab-
solute maximum offset voltage for the instrumenta-
tion amplifier (VOS will not exceed 40 mV). If the
differential output voltage from the amplifier ex-
ceeds 2.8 V, the amplifier may saturate, which will
cause a measurement error.
The input voltage into the modulator must not
cause the modulator to exceed a low of 20 percent
or a high of 80 percent 1's density. The nominal
full-scale input span of the modulator (from 30 per-
cent to 70 percent 1’s density) is determined by the
VREF voltage divided by the Gain Factor. See
Table 1 to determine if the CS5521/22/23/24/28 is
being used properly.
For example, in the 55 mV
range, to determine the nominal input voltage to the
modulator, divide VREF (2.5 V) by the Gain Fac-
tor (2.2727).
When a smaller voltage reference is used, the re-
sulting code widths are smaller causing the con-
verter output codes to exhibit more changing codes
for a fixed amount of noise. Table 1 is based upon
a VREF = 2.5 V. For other values of VREF, the
values in Table 1 must be scaled accordingly.
1.1.4 Measuring Voltages Higher than 5 V
Some systems require the measurement of voltages
greater than 5 V. The input current of the instru-
Note:
1. The converter's actual input range, the delta-sigma's nominal full-scale input, and the delta-sigma's
maximum full-scale input all scale directly with the value of the voltage reference. The values in the
table assume a 2.5 V VREF voltage.
2. The 2.8 V limit at the output of the 20X amplifier is the differential output voltage.
Input Range(1)
Max. Differential Output
20X Amplifier
VREF
Gain Factor
Δ-Σ Nominal(1)
Differential Input
Δ-Σ(1)
Max. Input
± 25 mV
2.8 V (2)
2.5V
5
± 0.5 V
± 0.75 V
± 55 mV
2.8 V (2)
2.5V
2.272727...
± 1.1 V
± 1.65 V
± 100 mV
2.8 V (2)
2.5V
1.25
± 2.0 V
± 3.0 V
± 1.0 V
-
2.5V
2.5
± 1.0 V
± 1.5 V
± 2.5 V
-
2.5V
1.0
± 2.5 V
± 5.0 V
-
2.5V
0.5
± 5.0 V
0V, VA+
Table 1. Relationship between Full Scale Input, Gain Factors, and Internal Analog
Signal Limitations
相關(guān)PDF資料
PDF描述
VE-B4R-MW-S CONVERTER MOD DC/DC 7.5V 100W
MS27473E8A44S CONN PLUG 4POS STRAIGHT W/SCKT
VE-B4P-MW-S CONVERTER MOD DC/DC 13.8V 100W
AD7940BRM-REEL7 IC ADC 14BIT UNIPOLAR 8-MSOP
VE-2NW-CU-S CONVERTER MOD DC/DC 5.5V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS5523 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16-bit or 24-bit, 2/4/8-channel ADCs with PGIA
CS5523-AP 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16 BIT OR 24 BIT 2/4/8 CHANNEL ADCS WITH PGIA
CS5523-AS 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 4-Ch 16-Bit Delta Sigma ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
CS5523-ASZ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 4-Ch 16-Bit Delta Sigma ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
CS5523-ASZR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC 2-Chl 16Bit Bffrd Dlt Sgm Mlt-Rng ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*