參數(shù)資料
型號： CS5522-ASZR
廠商： Cirrus Logic Inc
文件頁數(shù)： 26/56頁
文件大?。?/td> 0K
描述： IC ADC 24BIT 2CH 20-SSOP
標(biāo)準(zhǔn)包裝： 1,000
位數(shù)： 24
數(shù)據(jù)接口： 串行
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 14.8mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 20-SSOP（0.209"，5.30mm 寬）
供應(yīng)商設(shè)備封裝： 20-SSOP
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 2 個(gè)差分，單極；2 個(gè)差分，雙極
CS5521/22/23/24/28
32
DS317F8
offset to occur in the 25 mV, 55 mV, and 100 mV
ranges, the AIN- pin must be at the proper com-
mon-mode voltage as specified in ‘Common Mode
+Signal AIN+/-’ specification in the Analog Input
section (if AIN- = 0 V, NBV must be between -
1.8 V to -2.5 V). For self calibration of offset in the
1.0 V, 2.5 V, and 5 V ranges, the inputs of the mod-
ulator are connected together and then routed to the
VREF- pin as shown in Figure 12.
For self calibration of gain, the differential inputs
of the modulator are connected to VREF+ and
VREF- as shown in Figure 13. For any input range
other than the 2.5 V range, the converter’s gain er-
ror can not be completely calibrated out when using
self calibration. This is due to the lack of an accu-
rate full-scale voltage internal to the chips. The
2.5 V range is an exception because the external
reference voltage is 2.5 V nominal and is used as
the full-scale voltage. In addition, when self cali-
bration of gain is performed in the 25 mV, 55 mV,
and 100 mV input ranges, the instrumentation am-
plifier’s gain is not calibrated. These two factors
can leave the converters with a gain error of up to
±20% after self calibration of gain. Therefore, a
system gain calibration is required to get better ac-
curacy, except for the 2.5 V range.
1.3.2 System Calibration
For the system calibration functions, the user must
supply the calibration signals to the converter which
represent ground and full scale. When a system offset
calibration is performed, a ground-referenced signal
must
be
applied
to
the
converters.
See
Figures 14 and 15.
As shown in Figures 16 and 17, the user must input
a signal representing the positive full-scale point to
AIN+
AIN-
S1
OPEN
S2
CLOSED
+
-
X20
+
-
Figure 11. Self Calibration of Offset (Low Ranges)
AIN+
AIN-
S1
OPEN
+
-
X20
+
-
S2
OPEN
S4
CLOSED
VREF-
S3
C
L
OSED
Figure 12. Self Calibration of Offset (High Ranges)
AIN+
AIN-
OPEN
+
-
X20
+
-
OPEN
CLOSED
VREF+
CLOSED
VREF-
+
-
Reference
Figure 13. Self Calibration of Gain (All Ranges)
+
-
X20
+
-
External
Connections
0V
+
-
AIN+
AIN-
CM +
-
Figure 14. System Calibration of Offset (Low Ranges)
相關(guān)PDF資料
PDF描述
VE-B4R-MW-S CONVERTER MOD DC/DC 7.5V 100W
MS27473E8A44S CONN PLUG 4POS STRAIGHT W/SCKT
VE-B4P-MW-S CONVERTER MOD DC/DC 13.8V 100W
AD7940BRM-REEL7 IC ADC 14BIT UNIPOLAR 8-MSOP
VE-2NW-CU-S CONVERTER MOD DC/DC 5.5V 200W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS5523 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16-bit or 24-bit, 2/4/8-channel ADCs with PGIA
CS5523-AP 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16 BIT OR 24 BIT 2/4/8 CHANNEL ADCS WITH PGIA
CS5523-AS 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 4-Ch 16-Bit Delta Sigma ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
CS5523-ASZ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 4-Ch 16-Bit Delta Sigma ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
CS5523-ASZR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC 2-Chl 16Bit Bffrd Dlt Sgm Mlt-Rng ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*