- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9469 > CS5372A-ISZR (Cirrus Logic Inc)IC MODULATOR LP/HP 2CH 24-SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | CS5372A-ISZR |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 11/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MODULATOR LP/HP 2CH 24-SSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 調(diào)制器 |
| 分辨率（位）： | 24 b |
| 采樣率（每秒）： | 512k |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 電源電壓： | ±2.5V，3.3 V ~ 5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SSOP |
| 包裝： | 帶卷 (TR) |
| 配用： | 598-1778-ND - EVALUATION BOARD FOR CS5376 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
CS5371A CS5372A
DS748F3
19
The CS5371A and CS5372A MSYNC input is
rising-edge triggered and resets the internal
MCLK counter/divider to guarantee synchro-
nous operation with other system devices.
While the MSYNC signal synchronizes the in-
ternal operation of the modulators, by default,
it does not synchronize the phase of the sine
wave from the CS4373A test DAC unless en-
abled in the digital filter TBSCFG register.
5.3 MDATA Connection
During normal operation the CS5371A and
CS5372A modulators output a
ΔΣ serial bit
stream to the MDATA pin, with a one’s density
proportional to the differential amplitude of the
analog input signal. The output bit rate from
the MDATA output is a divide-by-four of the in-
put MCLK, and so is nominally 512 kHz.
The MDATA output has a 50% one’s density
for a mid-scale analog input, approximately
86% one’s density for a positive full-scale ana-
log input, and approximately 14% one’s densi-
ty for a negative full-scale analog input. One’s
density of the MDATA output is defined as the
ratio of ‘1’ bits to total bits in the serial bit
stream output; i.e. an 86% one’s density has,
on average, a ‘1’ value in 86 of every 100 out-
put data bits.
5.4 MFLAG Connection
The CS5371A and CS5372A
ΔΣ modulators
have a fourth-order architecture which is con-
ditionally stable and may go into an oscillatory
condition if the analog inputs are over-ranged
more than 5% past either positive or negative
full-scale.
When an unstable condition is detected, the
modulator automatically collapses to a first-or-
der system to regain stability and then transi-
tions the MFLAG output low-to-high to signal
an error condition to the CS5376A digital filter.
The MFLAG output connects to a dedicated in-
put on the digital filter, causing an error flag to
be set in the status byte of the next output data
word.
For the modulator to recover from an unstable
condition, the analog input signal must be re-
duced to within the full-scale input range for at
least 32 MCLK cycles. If the analog input re-
mains over-ranged for an extended period, the
modulator will cycle between fourth-order and
first-order operation and the MFLAG output
will be seen to pulse.
5.5 OFST Connection
The CS5376A controls 12 general-purpose in-
put output (GPIO) pins through the digital filter
GPCFG register. These GPIO pins can be as-
signed to operate the CS5371A and CS5372A
OFST and PWDN pins.
If the OFST pin is pulled high, idle tones are
eliminated within the modulator by adding
-60 mV (channel 1 of CS5371A and CS5372A)
or -35 mV (channel 2 of CS5372A) of internal
differential offset during conversion to push
idle tones out of the measurement bandwidth.
Care should be taken to ensure external offset
voltages do not negate the internally added
differential offset, or idle tones will re-appear.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M83723/78R10056 | CONN PLUG 5POS STRAIGHT W/PINS |
| CS5371A-ISZ | IC MODULATOR LP/HP 1CH 24-SSOP |
| M83723/72A16246 | CONN RCPT 24POS WALL MT W/PINS |
| MS27484T16A6P | CONN PLUG 6POS STRAIGHT W/PINS |
| CS5371A-ISZR | IC MODULATOR LP/HP 1CH 24-SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5372-BS | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC LP High Performance Delta Sigma Mod. RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5372-BSR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC LP High Performance Delta Sigma Mod. RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5372-BSZ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC LP Hgh Prfrmnc Delta Sigma Modultr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5372-BSZR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC LP High Performance Delta Sigma Mod. RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5373A | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power, High-performance Modulator and Test DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。