- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16879 > CMOD232+ (Maxim Integrated Products)EVAL SYSTEM FOR MAX9850 PDF資料下載
參數(shù)資料
| 型號： | CMOD232+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 26/36頁 |
| 文件大小： | 0K |
| 描述： | EVAL SYSTEM FOR MAX9850 |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1 |
| 系列： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
MAX9850
The address pointer can be preset to a specific register
before a read command is issued. The master presets
the address pointer by first sending the MAX9850’s
slave address with the R/
W bit set to 0 followed by the
register address. A REPEATED START condition is then
sent followed by the slave address with the R/
W bit set
to 1. The MAX9850 transmits the contents of the speci-
fied register. The address pointer autoincrements after
transmitting the first byte. Attempting to read from reg-
ister addresses higher than 0xB results in repeated
reads of 0xB. Note that 0xB is a reserved register.
The master acknowledges receipt of each read byte
during the acknowledge clock pulse. The master must
acknowledge all correctly received bytes except the
last byte. The final byte must be followed by a not-
acknowledge from the master and then a STOP condi-
tion. Figure 10 illustrates the frame format for reading
one byte from the MAX9850. Figure 11 illustrates the
frame format for reading multiple bytes from the
MAX9850.
Applications Information
Powering On/Off the MAX9850
The MAX9850 powers on in low-power shutdown mode
with the DAC, headphones, line inputs, and outputs all
disabled. For useful circuit operation to be available,
the charge pump needs to be activated using
CPEN(1:0) in the enable register (register 0x5, bits B5
and B4). Setting the appropriate bits in the enable reg-
ister will enable the desired circuit functions on the
MAX9850. Finally, the global shutdown bit,
SHDN
needs to be set to 1 (register 0x5, bit B7). The enable
bits can all be set with a single I2C write operation.
It is good practice for an application to configure the
I2C registers before taking the MAX9850 out of shut-
down. This may include setting initial volume levels,
DAC mode of operation, stereo or mono operation, and
audio interface settings. Powering on the MAX9850 with
all the registers set ensures that the audio output will
not be interrupted.
The charge pump starts and establishes the internal
supply voltages once the appropriate byte is written to
the enable register. The MAX9850 is ready for opera-
tion approximately 10ms after the charge pump is
enabled. If selected, the headphone outputs will also
complete a clickless/popless power-up sequence dur-
ing this time. The headphone amplifier status bit (SHP)
(register 0x1, bit B3) sets to 1 once the headphones
are ready to operate. The line inputs and outputs will
also turn on during this 10ms startup period if enabled.
Let AC-coupling capacitors settle before enabling the line
input amplifiers. The input-coupling capacitor charges to
the output bias voltage of the driving device even while
the MAX9850 is in shutdown. The input AC coupling
capacitors are charged and ready for use immediately
after power is applied to the system in most applications.
Stereo Audio DAC with DirectDrive
Headphone Amplifier
32
______________________________________________________________________________________
ACKNOWLEDGE FROM MAX9850
1 BYTE
AUTOINCREMENT INTERNAL
REGISTER ADDRESS POINTER
ACKNOWLEDGE FROM MAX9850
NOT ACKNOWLEDGE FROM MASTER
B1 B0
B3 B2
B5 B4
B7 B6
A
P
A
0
ACKNOWLEDGE FROM MAX9850
R/W
SA
R/W
REPEATED START
Sr
1
SLAVE ADDRESS
REGISTER ADDRESS
SLAVE ADDRESS
DATA BYTE
Figure 10. Reading One Byte of Data from MAX9850
ACKNOWLEDGE FROM MAX9850
1 BYTE
AUTOINCREMENT INTERNAL
REGISTER ADDRESS POINTER
ACKNOWLEDGE FROM MAX9850
ACKNOWLEDGE FROM MASTER
B1 B0
B3 B2
B5 B4
B7 B6
A
0
ACKNOWLEDGE FROM MAX9850
R/W
SA
R/W
REPEATED START
Sr
1
1 BYTE
AUTOINCREMENT INTERNAL
REGISTER ADDRESS POINTER
NOT ACKNOWLEDGE
FROM MASTER
B1 B0
B3 B2
B5 B4
B7 B6
P
A
SLAVE ADDRESS
REGISTER ADDRESS
SLAVE ADDRESS
FIRST DATA BYTE
Nth DATA WORD
Figure 11. Reading n-Bytes from MAX9850
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 562A011-3/86-0 | BOOT MOLDED |
| 0210391020 | CABLE JUMPER 1MM .178M 31POS |
| TCSD-10-D-04.50-01-N-R | CABLE STRIPS - SEE NOTES |
| 0982660809 | CBL 10POS 0.5MM JMPR TYPE A 1' |
| VI-J4Z-EX | CONVERTER MOD DC/DC 2V 30W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CMOD232+ | 功能描述:界面開發(fā)工具 Cmod232+ Eval Kit RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| CMOD3003 | 功能描述:二極管 - 通用，功率，開關(guān) ULTRAMINI SURFACE MOUNT RoHS:否 制造商:STMicroelectronics 產(chǎn)品:Switching Diodes 峰值反向電壓:600 V 正向連續(xù)電流:200 A 最大浪涌電流:800 A 配置: 恢復(fù)時間:2000 ns 正向電壓下降:1.25 V 最大反向漏泄電流:300 uA 最大功率耗散: 工作溫度范圍: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:ISOTOP 封裝:Tube |
| CMOD3003 BK | 制造商:Central Semiconductor Corp 功能描述:Diode Switching 180V 0.6A Box |
| CMOD3003 TR | 制造商:Central Semiconductor Corp 功能描述:Diodes - General Purpose, Power, Switching ULTRAMINI SURFACE MOUNT |
| CMOD3003_10 | 制造商:CENTRAL 制造商全稱:Central Semiconductor Corp 功能描述:SURFACE MOUNT LOW LEAKAGE SILICON SWITCHING DIODE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。