參數(shù)資料
型號(hào): CM42-67025V-55
廠商: ATMEL CORP
元件分類: SRAM
英文描述: 8K X 16 DUAL-PORT SRAM, 55 ns, CQCC84
封裝: LCC-84
文件頁數(shù): 22/23頁
文件大?。?/td> 257K
代理商: CM42-67025V-55
M 67025
MATRA MHS
Rev. D (29/09/95)
8
semaphores are used, both the CPU and the I/0 device can
access assigned memory segments, without the need for
wait states, once the two devices have determined which
memory area is barred to the CPU.
Semaphores are also useful in applications where no
memory WAIT state is available on one or both sides. On
a semaphore handshake has been performed, both
processors can access their assigned RAM segments at
full speed.
Another application is in complex data structures. Block
arbitration is very important in this case, since one
processor may be responsible for building and updating
a data structure whilst the other processor reads and
interprets it. A major error condition may be created if the
interpreting processor reads an incomplete data structure.
Some sort of arbitration between the two different
processors is therefore necessary. The building processor
requests access to the block, locks it and is then able to
enter the block to update the data structure. Once the
update is completed the data structure may be released.
This allows the interpreting processor, to return to read
the complete data structure, thus ensuring a consistent
data structure.
Truth Table
Table 1 : Non Contention Read/Write Control.
INPUTS (1)
OUTPUTS
MODE
CS
R/W
OE
UB
LB
SEM
IO8–IO15
I/O0–I/O7
MODE
H
X
H
Hi–Z
Deselected : Power Down
X
H
Hi–Z
Deselected : Power Down
L
X
L
H
DATAIN
Hi–Z
Write to Upper Byte Only
L
X
H
L
H
Hi–Z
DATAIN
Write to Lower Byte Only
L
X
L
H
DATAIN
Write to Both Bytes
L
H
L
H
DATAOUT
Hi–Z
Read Upper Byte Only
L
H
L
H
L
H
Hi–Z
DATAOUT
Read Lower Byte Only
L
H
L
H
DATAOUT
Read Both Bytes
X
H
X
Hi–Z
Outputs Disabled
H
L
X
L
DATAOUT
Read Data in Sema. Flag
X
H
L
H
L
DATAOUT
Read Data in Sema. Flag
H
X
L
DATAIN
Write DIN0 into Sema. Flag
X
H
L
DATAIN
Write DIN0 into Sema. Flag
L
X
L
X
L
Not Allowed
L
X
L
Not Allowed
Note :
1. A0L – A12L ≠ A0R – A12R.
Table 2 : Arbitration Options.
OPTIONS
INPUTS
OUTPUTS
OPTIONS
CS
UB
LB
M/S
SEM
BUSY
INT
Busy Logic Master
L
X
L
H
Output
yg
L
X
H
Signal
Busy Logic Slave
L
X
L
H
Input
yg
L
X
L
H
Signal
Interrupt Logic
L
X
L
X
H
Output
pg
L
X
H
Signal
Semaphore Logic*
H
X
H
L
H
pg
H
X
L
Hi–Z
* Inputs Signals are for Semaphore Flags set and test (Write and Read) operations.
相關(guān)PDF資料
PDF描述
CMK2-67025V-20 8K X 16 DUAL-PORT SRAM, 20 ns, PQFP84
CAT93C57V 128 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8
CAT93C57YA-1.8TE13 128 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8
CO-202G38HJAT10MHZ OCXO, CLOCK, 10 MHz, TTL OUTPUT
CO-202G38JL1AT1MHZ OCXO, CLOCK, 1 MHz, TTL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CM427 制造商:CML 制造商全稱:Chicago Miniature Lamp,inc 功能描述:G-4 1/2 Miniature Bayonet Base
CM42725 制造商:Honeywell Sensing and Control 功能描述:
CM428 制造商:CML 制造商全稱:Chicago Miniature Lamp,inc 功能描述:G-4 1/2 Miniature Bayonet Base
CM42873 功能描述:工業(yè)移動(dòng)感應(yīng)器和位置傳感器 RESISTIVE & OPTICAL RoHS:否 制造商:Honeywell 輸出類型:Analog - Current 電壓額定值:12 VDC to 30 VDC 線性:+/- 0.0011 % 溫度范圍:- 40 C to + 85 C 總電阻: 容差: 類型:Rotary Sensor
CM4298-000 制造商:TE Connectivity 功能描述:Shrink Boot Adapters 180 制造商:TE Connectivity 功能描述:TXR40AB00-0804AI-CS8921 - Bulk