參數(shù)資料
型號: CLA70000HG28
英文描述: ASIC
中文描述: 專用集成電路
文件頁數(shù): 7/17頁
文件大?。?/td> 243K
代理商: CLA70000HG28
TESTCONTROL CELLS
JTAP
PDS BIST JTAG Interface Controller
JTCLK
PDS-BIST Clock Gating and Buffer Cell
JTIDREG
PDS-BIST JTAG Identification Register
TEST REGISTER COMPONENT CELLS
JTDUT
Test register data bit (transparent)
with update latch
JTDUF
Test register data bit (transparent)]
with update latch
JTDDT
Test register data bit (transparent)
JTDDF
Test register data bit (transparent)
JTCUT
Test register data bit (clocked)
with update latch
JTCUF
Test register data bit (clocked)
with update latch
JTCDT
Test register data bit (clocked)
JTCDF
Test register data bit (clocked)
JTCT
Test register local controller
JTBF16
Test register driver 4-19 databits
JTBF16
Test register driver 20-34 databits
CLA70000 DSP MACROCELL LIBRARY
RIPPLE CARRY ADDERS
ADR1
ADR3
ADR8
ADR16
ADR24
ADR32
1bit adder
4 bit adder
8 bit adder
16 bit adder
24 bit adder
32 bit adder
HIGH SPEED CARRY SELECT ADDERS
ADS1
ADS3
ADS8
ADS16
ADS24
ADS32
1bit adder
4 bit adder
8 bit adder
16 bit adder
24 bit adder
32 bit adder
CARRY SELECT ADDERS (REDUCED AREA)
ADT8
ADT16
ADT24
8 bit adder
16 bit adder
24 bit adder
OPOD5B
Standard drive non-inverting open-drain
output cell
Large drive non-inverting open-drain
output cell
OPOD11B
OPOS1
OPOS2
OPOS3
OPOS6
OPOS12
Smallest drive open-source output cell
Small drive open-source output cell
Standard drive open-source output cell
Medium drive open-source output cell
Large drive open-source output cell
OPOS5B
Standard drive non-inverting open-source
output cell
Large drive non-inverting open-source
output cell
OPOS11B
POWER SUPPLY CELLS
OPVP
OPVM
OPVPB
OPVMB
OPVPBB
VDD power pad (outputs)
GND power pad (outputs)
VDD power pad (outputs) : break in VDD
GND power pad (outputs) : break in GND
VDD power pad (outputs) : break in VDD &
GND
GND power pad (outputs) : break in VDD &
GND
OPVMBB
IBVP
IBVM
IBVPB
IBVMB
IBVPBB
VDD power pad (buffers)
GND power pad (buffers)
VDD power pad (buffers) : break in VDD
GND power pad (buffers) : break in GND
VDD power pad (buffers) : break in VDD &
GND
GND power pad (buffers) : break in VDD &
GND
IBVMBB
LAVP
LAVM
LAGND
LAVDD
Power pad for logic array
|
|
|
CLA70000 PDS-BIST (JTAG/IEEE1149-1) LIBRARY
TEST REGISTER CELLS
JTRDU4,8,16,24,32
4,8,16,24,32 bit Transparent Test
registers with Update Latches
JTRDD4,8,16,24,32
4,8,16,24,32 bit Transparent
Test registers
JTRCU4,8,16,24,32
4,8,16,24,32 bit Clocked Test
registers with Update Latches
JTRCD4,8,16,24,32
4,8,16,24,32 bit Clocked
Test Registers
相關(guān)PDF資料
PDF描述
CLA70000HG44 ASIC
CLA70000HP28 ASIC
CLA70000HP44 ASIC
CLA70000LC28 ASIC
CLA70000LC44 ASIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CLA70000HG44 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
CLA70000HP28 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
CLA70000HP44 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
CLA70000LC28 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
CLA70000LC44 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC