參數(shù)資料
型號(hào): CH7005C-T
廠商: Electronic Theatre Controls, Inc.
英文描述: Digital PC to TV Encoder with Macrovision
中文描述: 數(shù)碼電腦電視編碼器和通過(guò)Macrovision
文件頁(yè)數(shù): 8/49頁(yè)
文件大?。?/td> 338K
代理商: CH7005C-T
CHRONTEL
CH7005C
8
201-0000-025 Rev 2.1, 8/2/99
Figure 4: Non-multiplexed Data Transfers
When IDF = 1, (YCrCb 16-bit mode), H and V sync signals can be embedded into the data stream. In this mode, the
embedded sync will be similar to the CCIR656 convention (not identical, since that convention is for 8-bit data
streams), and the first byte of the ‘video timing reference code’ will be assumed to occur when a Cb sample would
occur – if the video stream was continuous. This is delineated in
Table 4
below.
In this mode, the S[7-0] byte contains the following data:
S[6]
S[5]
S[4]
=
=
=
F
V
H
=
=
=
1 during field 2, 0 during field 1
1 during field blanking, 0 elsewhere
1 during EAV (the synchronization reference at the end of active video)
0 during SAV (the synchronization reference at the start of active video)
Bits S[7] and S[3-0] are ignored.
Table 3. YCrCb Non-multiplexed Mode with Embedded Syncs
IDF#
Format
Pixel#
Bus Data
1
YCrCb 16-bit
P3
Y1[7]
Y1[6]
Y1[5]
Y1[4]
Y1[3]
Y1[2]
Y1[1]
Y1[0]
Cr0[7]
Cr0[6]
Cr0[5]
Cr0[4]
Cr0[3]
Cr0[2]
Cr0[1]
Cr0[0]
P0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
P1
S[7]
S[6]
S[5]
S[4]
S[3]
S[2]
S[1]
S[0]
0
0
0
0
0
0
0
0
P2
Y0[7]
Y0[6]
Y0[5]
Y0[4]
Y0[3]
Y0[2]
Y0[1]
Y0[0]
Cb0[7]
Cb0[6]
Cb0[5]
Cb0[4]
Cb0[3]
Cb0[2]
Cb0[1]
Cb0[0]
P4
Y2[7]
Y2[6]
Y2[5]
Y2[4]
Y2[3]
Y2[2]
Y2[1]
Y2[0]
Cb2[7]
Cb2[6]
Cb2[5]
Cb2[4]
Cb2[3]
Cb2[2]
Cb2[1]
Cb2[0]
P5
Y3[7]
Y3[6]
Y3[5]
Y3[4]
Y3[3]
Y3[2]
Y3[1]
Y3[0]
Cr2[7]
Cr2[6]
Cr2[5]
Cr2[4]
Cr2[3]
Cr2[2]
Cr2[1]
Cr2[0]
P6
Y4[7]
Y4[6]
Y4[5]
Y4[4]
Y4[3]
Y4[2]
Y4[1]
Y4[0]
Cb4[7]
Cb4[6]
Cb4[5]
Cb4[4]
Cb4[3]
Cb4[2]
Cb4[1]
Cb4[0]
P7
Y5[7]
Y5[6]
Y5[5]
Y5[4]
Y5[3]
Y5[2]
Y5[1]
Y5[0]
Cr4[7]
Cr4[6]
Cr4[5]
Cr4[4]
Cr4[3]
Cr4[2]
Cr4[1]
Cr4[0]
D[15]
D[14]
D[13]
D[12]
D[11]
D[10]
D[9]
D[8]
D[7]
D[6]
D[5]
D[4]
D[3]
D[2]
D[1]
D[0]
SAV
AVR
P0
P1
P2
P3
P4
P5
t
P 1
t
P
t
PH 1
t
PH
t
HP1
t
SP1
t
SP
t
HSW
Pixel
Data
POut/
XCLK
HSYNC
t
HD
P0a
P0b
P1a
P1b
P2a
P2b
HP
相關(guān)PDF資料
PDF描述
CH7005C-V Digital PC to TV Encoder with Macrovision
CH1786 CH1786 Family of Ultra Small 2400bps Modems
CH1840 Low Profile Data Access Arrangement (DAA) Modules
CH5283 HIGH RELIABILITY CURRENT REGULATOR DIODES
CH5309 HIGH RELIABILITY CURRENT REGULATOR DIODES
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CH7005C-V 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Digital PC to TV Encoder with Macrovision
CH7006C 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Digital PC to TV Encoder Features
CH7006C-T 制造商:MISCELLANEOUS 功能描述:
CH7006C-V 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Digital PC to TV Encoder Features
CH7007A 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DIGITAL PC TO TV ENCODER WITH MACROVISION