參數(shù)資料
型號: CAT93C57ZD4I-1.8
廠商: ON SEMICONDUCTOR
元件分類: PROM
英文描述: 128 X 16 MICROWIRE BUS SERIAL EEPROM, DSO8
封裝: 3 X 3 MM, LEAD AND HALOGEN FREE, TDFN-8
文件頁數(shù): 7/10頁
文件大小: 80K
代理商: CAT93C57ZD4I-1.8
6
93C46/56/57/66/86
Doc. No. 1023, Rev. J
DEVICE OPERATION
The CAT93C46/56(57)66/86 is a 1024/2048/4096/
16,384-bit nonvolatile memory intended for use with
industry standard microprocessors. The CAT93C46/56/
57/66/86 can be organized as either registers of 16 bits
or 8 bits. When organized as X16, seven 9-bit instruc-
tions for 93C46; seven 10-bit instructions for 93C57;
seven 11-bit instructions for 93C56 and 93C66; seven
13-bit instructions for 93C86; control the reading, writing
and erase operations of the device. When organized as
X8, seven 10-bit instructions for 93C46; seven 11-bit
instructions for 93C57; seven 12-bit instructions for
93C56 and 93C66: seven 14-bit instructions for 93C86;
control the reading, writing and erase operations of the
device. The CAT93C46/56/57/66/86 operates on a single
power supply and will generate on chip, the high voltage
required during any write operation.
Instructions, addresses, and write data are clocked into
the DI pin on the rising edge of the clock (SK). The DO
pin is normally in a high impedance state except when
reading data from the device, or when checking the
ready/busy status after a write operation.
The ready/busy status can be determined after the start
of a write operation by selecting the device (CS high) and
polling the DO pin; DO low indicates that the write
operation is not completed, while DO high indicates that
the device is ready for the next instruction. If necessary,
the DO pin may be placed back into a high impedance
state during chip select by shifting a dummy “1” into the
DI pin. The DO pin will enter the high impedance state on
the falling edge of the clock (SK). Placing the DO pin into
the high impedance state is recommended in applica-
tions where the DI pin and the DO pin are to be tied
together to form a common DI/O pin.
Figure 1. Sychronous Data Timing
93C46/56/57/66/86 F03
Figure 2a. Read Instruction Timing (93C46)
93C46/56/57/66/86 F04
SK
DI
CS
DO
tDIS
tPD0,tPD1
tCSMIN
tCSS
tDIS
tDIH
tSKHI
tCSH
VALID
DATA VALID
tSKLOW
SK
CS
DI
DO
tCSMIN
STANDBY
tHZ
HIGH-Z
11
0
AN AN—1
A0
0
DN DN—1
D1
D0
tPD0
相關PDF資料
PDF描述
CM42-67025L-25 8K X 16 DUAL-PORT SRAM, 25 ns, CQCC84
CM42-67025V-55 8K X 16 DUAL-PORT SRAM, 55 ns, CQCC84
CMK2-67025V-20 8K X 16 DUAL-PORT SRAM, 20 ns, PQFP84
CAT93C57V 128 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8
CAT93C57YA-1.8TE13 128 X 16 MICROWIRE BUS SERIAL EEPROM, PDSO8
相關代理商/技術參數(shù)
參數(shù)描述
CAT93C57ZD4I-GT2E 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:2K-Bit Microwire Serial EEPROM
CAT93C57ZD4I-GT3E 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:2K-Bit Microwire Serial EEPROM
CAT93C57ZD4IT2E 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:2K-Bit Microwire Serial EEPROM
CAT93C57ZD4IT3E 制造商:CATALYST 制造商全稱:Catalyst Semiconductor 功能描述:2K-Bit Microwire Serial EEPROM
CAT93C66J 功能描述:電可擦除可編程只讀存儲器 (512x8) (256x16) 4K RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8