參數(shù)資料
型號(hào)： B250W48A106XXG
廠商： ON Semiconductor
文件頁(yè)數(shù)： 23/30頁(yè)
文件大?。?/td> 0K
描述： IC PROCESSOR AUDIO 16BIT 48WLCSP
標(biāo)準(zhǔn)包裝： 2,500
系列： BelaSigna® 250
類型： 音頻處理器
應(yīng)用： 便攜式設(shè)備
安裝類型： 表面貼裝
封裝/外殼： 48-VFBGA，WLCSP
供應(yīng)商設(shè)備封裝： 48-WLCSP（3.8x2.58）
包裝： 帶卷 (TR)
BELASIGNA 250
http://onsemi.com
3
Electrical Performance Specifications
The parameters in Table 2 do not vary with WOLA filterbank configuration. The tests were performed at 20
°C with a clean
1.8 V supply voltage. BELASIGNA 250 was running in high voltage mode (VDDC = 1.8 V). The system clock (SYS_CLK)
was set to 5.12 MHz and a sampling frequency of 16 kHz was used with MCLK was set to 1.28 MHz.
Parameters marked as screened are tested on each chip. Other parameters are qualified but not tested on every part.
Table 2. ELECTRICAL SPECIFICATIONS
Description
Symbol
Conditions
Min
Typ
Max
Units
Screened
OVERALL
Supply voltage
VBAT
0.9
(Note 3)
1.8
2.0
V
Current consumption
IBAT
SYS_CLK = 1.28 MHz,
sample rate = 16 kHz
650
mA
5.12 MHz, 16 kHz
1
mA
19.2 MHz, 16 kHz
5
mA
49.152 MHz, 16 kHz
10
mA
49.152 MHz, 48 kHz
13
mA
VREG (1 mF External Capacitor)
Regulated voltage output
VREG
0.95
1.00
1.05
V
√
Regulator PSRR
VREG_PSRR
1 kHz
50
55
dB
Load current
ILOAD
2
mA
Load regulation
LOADREG
11
20
mV/mA
Line regulation
LINEREG
2
5
mV/V
VDBL (1 mF External Capacitor)
Regulated doubled voltage output
VDBL
1.9
2.0
2.1
V
√
Regulator PSRR
VDBLPSRR
1 kHz
45
50
dB
Load current
ILOAD
2
mA
Load regulation
LOADREG
120
200
mV/mA
√
Line regulation
LINEREG
5
10
mV/V
VDDC (1 mF External Capacitor)
Digital supply voltage output
VDDC
LV mode (VREG)
0.9
1.0
1.1
V
√
DV mode (VDBL)
1.8
2.0
2.2
V
√
Regulator PSRR
VDDCPSRR
LV mode; 1 kHz
20
28
dB
DV mode; 1 kHz
40
48
dB
Load current
ILOAD
All modes
3.5
mA
VDDC (1 mF External Capacitor)
Load regulation
LOADREG
LV mode
5
10
mV/mA
√
DV mode
150
250
mV/mA
√
Line regulation
LINEREG
LV mode
1.5
10
mV/V
DV mode
5
10
mV/V
POWERONRESET (POR)
POR startup voltage
VDDCSTARTUP
0.78
0.83
0.88
V
POR shutdown voltage
VDDCSHUTDOWN
0.76
0.81
0.86
V
3. Audio performance will be degraded below 1.05 V.
4. Measured with a = 12 dB input signal.
5. Input stage delay is inversely proportional to sampling frequency.
6. Max voltage should be limited to 2.2 V peak regardless of VDDC. Protection diodes will be enabled above this voltage.
相關(guān)PDF資料
PDF描述
VI-2NW-CU-F2 CONVERTER MOD DC/DC 5.5V 200W
B300W35A102XYG IC PROCESSOR AUDIO 24BIT 35WLCSP
T 3638 000 CONN CIR RCPT FMALE 12POS PNLMNT
0W344-005-XTP DSP BELASIGNA 200 AUDIO 52-NQFN
13282-18PG-331 CONN PLUG 18POS CABLE PIN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
B251 制造商:Burndy 功能描述:BW BCC2 TEE 250R - 1/0T 制造商:Thomas & Betts 功能描述:Quick Disconnect Terminal 14-16AWG M 17.27mm Tin
B-25-104J 制造商:BEC-OHM 功能描述:
b2511-4g4e2ywb-s581 制造商:Everlight Electronics Co 功能描述:
B2512 制造商:3-Day Lead Time 功能描述:_
B2515 制造商:未知廠家 制造商全稱:未知廠家 功能描述:N-CHANNEL DMOS FET SWITCH VIDEO TRANSISTOR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*