參數(shù)資料
型號： B250W48A106XXG
廠商： ON Semiconductor
文件頁數(shù)： 11/30頁
文件大?。?/td> 0K
描述： IC PROCESSOR AUDIO 16BIT 48WLCSP
標(biāo)準(zhǔn)包裝： 2,500
系列： BelaSigna® 250
類型： 音頻處理器
應(yīng)用： 便攜式設(shè)備
安裝類型： 表面貼裝
封裝/外殼： 48-VFBGA，WLCSP
供應(yīng)商設(shè)備封裝： 48-WLCSP（3.8x2.58）
包裝： 帶卷 (TR)
BELASIGNA 250
http://onsemi.com
19
Memory Maps
Complete memory maps for BELASIGNA 250 are shown in Figure 6.
Figure 6. Memory Maps
P:0xFFFF
P:0x3FFF
P:0x3FF0
Interrupt Vectors
(16 x 16)
Program RAM
(12288 x 16)
P:0x1000
P Memory
P:0x03FF
P:0x0000
Program ROM
(1024 x 16)
Y Memory
X Memory
Y Data RAM
(4096 x 16)
Output FIFO
(384 x 16)
Smart Output FIFO
(384 x 16)
Digital Control Registers
(17 x 16)
Configuration Registers
(19 x 16)
Data Buffer
(17 x 16)
Control Register and
Y:0x4000
Y:0x4010
Y:0x403F
Y:0x404F
Y:0x8000
Y:0x8012
Y:0xFFFF
Y:0x1B7F
Y:0x1A00
Y:0x197F
Y:0x1800
Y:0x0FFF
Y:0x0000
Shifted by N_FFT
Access bits (17:2)
Access bits (16:1)
Access bits (15:0)
X:0x0000
X:0x0FFF
X Data RAM
(4096 x 16)
X:0x1000
X:0x10FF
Mirrored Temp. Memory
(256 x 18)
Mirrored Temp. Memory
(256 x 18)
Mirrored Temp. Memory
(256 x 18)
Mirrored Temp. Memory
(256 x 18)
Input FIFO
(384 x 16)
Smart Input FIFO
(384 x 16)
X:0xFFFF
Window
(192 x 16)
Gain
(256 x 16)
Microcode
(128 x 16)
ROM LUT
(128 x 16)
X:0x423F
X:0x4180
X:0x417F
X:0x4080
X:0x4000
X:0x407F
X:0x207F
X:0x2000
X:0x1B7F
X:0x1A00
X:0x197F
X:0x1800
X:0x13FF
X:0x1300
X:0x12FF
X:0x1200
X:0x11FF
X:0x1100
GeneralPurpose Timer
The generalpurpose timer is a 12bit countdown timer
with a 3bit prescaler that interrupts the RCore when it
reaches zero. It can operate in two modes, singleshot or
continuous. In singleshot mode, the timer counts down
only once and then generates an interrupt. It will then have
to be restarted from the RCore. In continuous mode, the
timer “wraps around” every time it hits zero and interrupts
are generated continuously. This unit is often useful in
scheduling tasks that are not part of the samplebased
signalprocessing scheme, such as checking a battery
voltage or reading the value of a volume control.
Watchdog Timer
The watchdog timer is a programmable hardware timer
that operates from the system clock and is used to ensure
system sanity. It is always active and must be periodically
acknowledged as a check that an application is still running.
Once the watchdog times out, it generates an interrupt. If left
to time out a second consecutive time without
acknowledgement, BELASIGNA 250 will fully reset itself.
Interrupts
The RCore has a single interrupt channel that serves 13
interrupt sources in a prioritized manner. The interrupt
controller also handles interrupt acknowledge flags. Every
interrupt source has its own interrupt vector. Furthermore,
the priority scheme of the interrupt sources can be modified.
Refer to Table 9 for a description of all interrupts.
相關(guān)PDF資料
PDF描述
VI-2NW-CU-F2 CONVERTER MOD DC/DC 5.5V 200W
B300W35A102XYG IC PROCESSOR AUDIO 24BIT 35WLCSP
T 3638 000 CONN CIR RCPT FMALE 12POS PNLMNT
0W344-005-XTP DSP BELASIGNA 200 AUDIO 52-NQFN
13282-18PG-331 CONN PLUG 18POS CABLE PIN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
B251 制造商:Burndy 功能描述:BW BCC2 TEE 250R - 1/0T 制造商:Thomas & Betts 功能描述:Quick Disconnect Terminal 14-16AWG M 17.27mm Tin
B-25-104J 制造商:BEC-OHM 功能描述:
b2511-4g4e2ywb-s581 制造商:Everlight Electronics Co 功能描述:
B2512 制造商:3-Day Lead Time 功能描述:_
B2515 制造商:未知廠家 制造商全稱:未知廠家 功能描述:N-CHANNEL DMOS FET SWITCH VIDEO TRANSISTOR
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*