- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375384 > AX88796BLF (ASIX Electronics Corporation) IC,MC14411P PDF資料下載
參數(shù)資料
| 型號： | AX88796BLF |
| 廠商： | ASIX Electronics Corporation |
| 英文描述： | IC,MC14411P |
| 中文描述： | 低引腳數(shù)的非PCI 16位產(chǎn)品10/100M自適應(yīng)快速以太網(wǎng)控制器 |
| 文件頁數(shù)： | 50/82頁 |
| 文件大?。?/td> | 519K |
| 代理商： | AX88796BLF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁當前第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
ASIX ELECTRONICS CORPORATION
50
AX88796BLF / AX88796BLI
5.1.66 Inter-frame gap (IFG)
Offset 16H (Read/Write)
Field
Name
7
-
6:0
IFG
Description
(Default = 15h)
Reserved, Always zero.
Inter-frame Gap for Back-To-Back Transmission without collision
IFG
15h – n
15h (default)
15h + n
Bit-time of Frame gap
96 – (4*n)
96
96 + (4*n)
5.1.67 Back-pressure Jam Limit Count (BJLC)
Offset 17H (Write)
Field
Name
Description
7:6
-
Reserved, Always zero.
5:0
BJLC
Back-pressure Jam Limit count, Default value is 19H.
5.1.68 Device Status Register (DSR)
Offset 17H (Read)
Field
Name
Description
7
B_ENDIAN When set indicates big-endian mode. (The Big-endian Register’s value not all zero)
6
RDMA_RDY Remote DMA completed. It is same as ISR bit 6.
When set, it indicates the remote DMA process was completed.
5
RD_RDY
Read Data Port Ready, When set, indicates data was ready from SRAM to data port for
host reading.
4
D_RDY
Device Ready. When set, this bit indicates that AX88796B is ready to be accessed. This
register can be read when AX88796B in any power management mode.
When cleared, indicate AX88796B in reset, power saving or load EEPROM state.
3
-
Always zero
2
I_SPEED
PHY Link Speed:
0: indicate the link speed is 10Mb/s
1: indicate the link speed is 100Mb/s
1
I_DUPLEX
PHY Duplex mode:
0: half-duplex
1: full-duplex
0
I_LINK
Link Status:
0: Link off
1: Link up
5.1.69 MAX Frame Size Register (MFSR0)
Offset 18H (Read/Write)
Field
Name
Description
(Default = 00h)
7:0
MFSR0
MAX Frame size [7:0], default {MFSR1, MFSR0} = 1536 bytes
5.1.70 MAX Frame Size Register (MFSR1)
Offset 19H (Read/Write)
Field
Name
Description
(Default = 06h)
7:
3
-
Reserved
2
:0
MFSR1
MAX Frame size [
10
:8]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AX88796BLI | Low-pin-count Non-PCI 8/16-bit 10/100M Fast Ethernet Controller |
| AX88872P | 10/100BASE Dual Speed “Swipeater” Controller |
| AX9902MS | 2N and 2P-Channel Enhancement Mode Power MOSFET |
| AX9902MSA | 2N and 2P-Channel Enhancement Mode Power MOSFET |
| AXC-051 | ACTIVE FILTER FOR RIPPLE ATTENUATION 5A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AX88796BLI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High-Performance Non-PCI Single-Chip 8/16 bit 10/100M Fast Ethernet Controller |
| AX88796C | 制造商:ASIX 制造商全稱:ASIX 功能描述:Low-Power SPI or Non-PCI Ethernet Controller |
| AX88796CLF | 制造商:ASIX Electronics Corporation 功能描述: |
| AX88796L | 制造商:ASIX 制造商全稱:ASIX 功能描述:3-in-1 Local Bus Fast Ethernet Controller |
| AX88796LF | 制造商:ASIX 功能描述:10/100 MAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。