- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375384 > AX88141 (ASIX Electronics Corporation) 100BASE-TX/FX PCI BUS FAST ETHERNET MAC CONTROLLER WITH POWER MANAGEMENT PDF資料下載
參數(shù)資料
| 型號： | AX88141 |
| 廠商： | ASIX Electronics Corporation |
| 英文描述： | 100BASE-TX/FX PCI BUS FAST ETHERNET MAC CONTROLLER WITH POWER MANAGEMENT |
| 中文描述： | 100BASE-TX/FX PCI總線的快速以太網(wǎng)MAC控制器電源管理 |
| 文件頁數(shù)： | 11/43頁 |
| 文件大?。?/td> | 308K |
| 代理商： | AX88141 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
AX88141 PRELIMINARY
ASIX ELECTRONICS CORPORATION
11
CONFIDENTIAL
AD<31>
AD<30>
AD<29>
AD<28>
AD<27>
AD<26>
AD<25>
AD<24>
AD<23>
AD<22>
AD<21>
AD<20>
AD<19>
AD<18>
AD<17>
AD<16>
AD<15>
AD<14>
AD<13>
AD<12>
AD<11>
AD<10>
AD<9>
AD<8>
AD<7>
AD<6>
AD<5>
AD<4>
AD<3>
AD<2>
AD<1>
AD<0>
PCI_CLK
I/O
10,
11,
13,
14,
16,
17,
19,
20,
24,
25,
26,
27,
29,
30,
33,
34,
50,
51,
52,
54,
55,
57,
58,
59,
62,
63,
64,
66,
67,
69,
70,
72
5
Address and data bits are multiplexed on the same pins. During the address phase, the AD<31:0>
contain a physical address (32 bits). During, data phases, AD<31:0> contain 32 bits of data.
The AX88141 supports both read and write bursts (in master operation only). Little and big endian byte
ordering can be used.
I
The clock provides the timing for the AX88141 related PCI bus transactions. All the bus signals are
sampled on the rising edge of PCI_CLK. The clock frequency range is between 20MHZ and 33MHZ.
Parity error asserts when a data parity error is detected. When the AX88141 is the bus master it monitor
PERR# to see if the target report a data parity error., when the AX88141 is the bus target and a parity
error is detected, the AX88141 asserts PERR#. This pin must be pulled up by an external resistor.
Bus request is asserted by the AX88141 to indicate to the bus arbiter that it wants to use the bus.
Resets the AX88141 to its initial state. This signal must be asserted for at least 10 active PCI clock
cycles. When is the reset state, all PCI output pins are put into tri-state and all PCI o/d signals are
floated.
System Error is used by AX88141 to report address parity Error. This pin must be pulled up by an
external resistor.
Stop indicator indicates that the current target is requesting the bus master to stop the current transaction.
The AX88141 responds to the assertion of STOP# when it is the bus master, and stop the current
transaction.
Target ready indicates the target ability to complete the current data phase of the transaction.
A data phase is completed on any clock when both TRDY# and IRDY# are asserted. Wait cycles are
inserted until both IRDY# and TRDY# are asserted together. When the AX88141 is the bus master,
target ready is asserted by the bus slave on the read operation, indicating that valid data is present on the
ad lines. During a write cycle, it indicates that the target is prepared to accept data.
PERR#
I/O
45
REQ#
RST#
O
I
8
2
SERR#
I/O
46
STOP#
I/O
43
TRDY#
I/O
41
PME#
O
9
Tab - 1 PCI interface group
2.3 Boot ROM , Serial ROM , General-purpose signals group
SIGNAL
TYPE
PIN
NUMBER
DESCRIPTION
相關PDF資料 |
PDF描述 |
|---|---|
| AX88170L | USB to Fast Ethernet/HomePNA Controller |
| AX88172A | USB 2.0 to 10/100M Fast Ethernet Controller |
| AX88172ATF | USB 2.0 to 10/100M Fast Ethernet Controller |
| AX88772A | USB 2.0 to 10/100M Fast Ethernet Controller |
| AX88772ALF | USB 2.0 to 10/100M Fast Ethernet Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AX88170L | 制造商:ASIX 制造商全稱:ASIX 功能描述:USB to Fast Ethernet/HomePNA Controller |
| AX88172 | 制造商:ASI 制造商全稱:ASI 功能描述:USB2.0 TO ETHERNET Device setup guide |
| AX88172A | 制造商:ASIX 制造商全稱:ASIX 功能描述:USB 2.0 to 10/100M Fast Ethernet Controller |
| AX88172ATF | 制造商:ASIX 制造商全稱:ASIX 功能描述:USB 2.0 to 10/100M Fast Ethernet Controller |
| AX88172L | 制造商:ASIX 制造商全稱:ASIX 功能描述:USB to Fast Ethernet/HomePNA Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。