- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11790 > AT91M42800A-33CJ-999 (Atmel)IC MCU 32BIT RISC 144BGA PDF資料下載
參數(shù)資料
| 型號： | AT91M42800A-33CJ-999 |
| 廠商： | Atmel |
| 文件頁數(shù)： | 4/27頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 32BIT RISC 144BGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | AT91 |
| 核心處理器： | ARM7 |
| 芯體尺寸： | 16/32-位 |
| 速度： | 33MHz |
| 連通性： | EBI/EMI，SPI，UART/USART |
| 外圍設(shè)備： | POR，WDT |
| 輸入/輸出數(shù)： | 54 |
| 程序存儲器類型： | ROMless |
| RAM 容量： | 8K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 3.6 V |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 144-LFBGA |
| 包裝： | 剪切帶 (CT) |
| 其它名稱： | AT91M42800A-33CJ-999CT |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
12
1779ES–ATARM–14-Apr-06
AT91M42800A
The AT91M42800A microcontroller has a fully static design and works either on the Master
Clock (MCK), generated from the Slow Clock by means of the two integrated PLLs, or on the
Slow Clock (SLCK).
These clocks are also provided as an output of the device on the pin MCKO, which is multi-
plexed with a general-purpose I/O line. While NRST is active, and after the reset, the MCKO is
valid and outputs an image of the SLCK signal. The PIO Controller must be programmed to use
this pin as standard I/O line.
7.5
Reset
Reset initializes the user interface registers to their default states as defined in the peripheral
sections of this datasheet and forces the ARM7TDMI to perform the next instruction fetch from
address zero. Except for the program counter, the ARM core registers do not have defined reset
states. When reset is active, the inputs of the AT91M42800A must be held at valid logic levels.
The EBI address lines drive low during reset. All the peripheral clocks are disabled during reset
to save power.
7.5.1
NRST Pin
NRST is the active low reset input. It is asserted asynchronously, but exit from reset is synchro-
nized internally to the slow clock (SLCK). At power-up, NRST must be active until the on-chip
oscillator is stable. During normal operation, NRST must be active for a minimum of 10 SLCK
clock cycles to ensure correct initialization.
The pins BMS and NTRI are sampled during the 10 SLCK clock cycles just prior to the rising
edge of NRST.
The NRST pin has no effect on the on-chip Embedded ICE logic.
Test Access Port (TAP) reset functionality is provided through the NTRST signal.
7.5.2
NTRST Pin
The NTRST control pin initializes the selected TAP controller. The TAP controller involved in this
reset is determined according to the initial logical state applied on the JTAGSEL pin after the last
valid NRST.
In either Boundary Scan or ICE Mode, a reset can be performed from the same or different cir-
cuitry, as shown in Figure 7-1 on page 13 below. But in all cases, the NTRST like the NRST
signal, must be asserted after each power-up. (See the AT91M42800A Electrical Datasheet,
Atmel Lit. No. 1776, for the necessary minimum pulse assertion time.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BTJ-IW-F2 | CONVERTER MOD DC/DC 36V 100W |
| VI-BTH-IX-F3 | CONVERTER MOD DC/DC 52V 75W |
| MAX1840EUB+ | IC TRANS LEVEL SIM 10-UMAX |
| VI-BTH-IX-F2 | CONVERTER MOD DC/DC 52V 75W |
| DS8023-RJX+ | IC INTERFACE SMART CARD 28-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT91M43300 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ARM Thumb Microcontrollers |
| AT91M43300-12CC-1.8 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ARM Thumb Microcontrollers |
| AT91M43300-12CI-1.8 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ARM Thumb Microcontrollers |
| AT91M43300-25CC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ARM Thumb Microcontrollers |
| AT91M43300-25CI | 功能描述:IC ARM7 MCU 144 BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:AT91 標(biāo)準(zhǔn)包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設(shè)備:POR，WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB（32K x 8） 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP（0.600"，15.24mm） 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。