
AOD406
Symbol
STATIC PARAMETERS
Drain-Source Breakdown Voltage
Min
Typ
Max
Units
BV
DSS
30
V
0.005
1
5
T
J
=55°C
I
GSS
V
GS(th)
I
D(ON)
100
1.5
nA
V
A
0.8
100
1.1
4
5
7
T
J
=125°C
5.8
4.6
102
0.64
5.7
m
S
V
A
g
FS
V
SD
I
S
DYNAMIC PARAMETERS
1
85
C
iss
C
oss
C
rss
R
g
SWITCHING PARAMETERS
Total Gate Charge
Gate Source Charge
9130
625
387
0.4
10500
pF
pF
pF
0.5
Q
g
(4.5V)
Q
gs
Q
gd
t
D(on)
t
r
t
D(off)
t
f
t
rr
Q
rr
72.4
13.4
16.8
14.7
14.2
105.5
23.5
30.5
21
85
nC
nC
nC
ns
ns
ns
ns
ns
nC
22
21
150
35
40
33
THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL
COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING
OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN,
FUNCTIONS AND RELIABILITY WITHOUT NOTICE
Gate Drain Charge
Turn-On DelayTime
V
GS
=0V, V
DS
=15V, f=1MHz
Gate resistance
V
GS
=0V, V
DS
=0V, f=1MHz
V
GS
=4.5V, V
DS
=15V, I
D
=20A
Turn-On Rise Time
Turn-Off DelayTime
Turn-Off Fall Time
Body Diode Reverse Recovery Time
Body Diode Reverse Recovery Charge I
F
=20A, dI/dt=100A/
μ
s
V
GS
=10V, V
DS
=15V, R
L
=0.75
,
R
GEN
=3
m
V
GS
=4.5V, I
D
=20A
V
DS
=5V, I
D
=20A
I
S
=1A,V
GS
=0V
Maximum Body-Diode Continuous Current
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
R
DS(ON)
Static Drain-Source On-Resistance
Forward Transconductance
Diode Forward Voltage
I
DSS
μ
A
Gate Threshold Voltage
On state drain current
V
DS
=V
GS
I
D
=250
μ
A
V
GS
=4.5V, V
DS
=5V
V
GS
=10V, I
D
=20A
V
DS
=24V, V
GS
=0V
V
DS
=0V, V
GS
= ±12V
Zero Gate Voltage Drain Current
Gate-Body leakage current
Electrical Characteristics (T
J
=25°C unless otherwise noted)
Parameter
Conditions
I
D
=250
μ
A, V
GS
=0V
I
F
=20A, dI/dt=100A/
μ
s
A: The value of R
θ
JA
is measured with the device mounted on 1in
2
FR-4 board with 2oz. Copper, in a still air environment with T
A
=25°C. The
Power dissipation P
DSM
is based on steady-state R
θ
JA
and the maximum allowed junction temperature of 150°C. The value in any given
application depends on the user's specific board design, and the maximum temperature fo 175°C may be used if the PCB or heatsink allows it.
B. The power dissipation P
D
is based on T
J(MAX)
=175°C, using junction-to-case thermal resistance, and is more useful in setting the upper
dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package
limit.
C: Repetitive rating, pulse width limited by junction temperature T
J(MAX)
=175°C.
D. The R
θ
JA
is the sum of the thermal impedence from junction to case R
θ
JC
and case to ambient.
E. The static characteristics in Figures 1 to 6 are obtained using <300
μ
s pulses, duty cycle 0.5% max.
F. These tests are performed with the device mounted on 1 in
2
FR-4 board with 2oz. Copper, in a still air environment with T
A
=25°C. The SOA
curve provides a single pulse rating.
G. The maximum current rating is limited by the package current capability.
Rev 1: Sept 2005
Alpha & Omega Semiconductor, Ltd.