- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375306 > AM42BDS640AGTD9IS (SPANSION LLC) LJT 13C 13#22D SKT WALL RECP PDF資料下載
參數(shù)資料
| 型號： | AM42BDS640AGTD9IS |
| 廠商： | SPANSION LLC |
| 元件分類： | 存儲器 |
| 英文描述： | LJT 13C 13#22D SKT WALL RECP |
| 中文描述： | SPECIALTY MEMORY CIRCUIT, PBGA93 |
| 封裝： | 8 X 11.60 MM, FBGA-93 |
| 文件頁數(shù)： | 54/72頁 |
| 文件大?。?/td> | 1060K |
| 代理商： | AM42BDS640AGTD9IS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
November 1, 2002
Am42BDS640AG
53
P R E L I M I N A R Y
AC CHARACTERISTICS
Notes:
1. PA = Program Address, PD = Program Data, VA = Valid
Address for reading status bits.
2. “In progress” and “complete” refer to status of program
operation.
3. A21–A12 are don’t care during command sequence
unlock cycles.
4. Addresses are latched on the first of either the rising edge
of AVD# or the active edge of CLK.
5. Either CS# or AVD# is required to go from low to high in
between programming command sequences.
6. The Synchronous programming operation is independent
of the Set Device Read Mode bit in the Burst Mode
Configuration Register.
7. CLK must not have an active edge while WE# is at V
IL
.
8. AVD# must toggle during command sequence unlock cy-
cles.
Figure 23.
Synchronous Program Operation Timings
OE#
CE#f
Data
Addresses
AVD#
WE#
CLK
V
CC
555h
PD
t
AS
t
WP
t
AH
t
WC
t
WPH
PA
t
VCS
t
DH
t
CH
In
Progress
t
WHWH1
VA
Complete
VA
Program Command Sequence (last two cycles)
Read Status Data
t
DS
t
AVDP
A0h
t
AHW
t
ACS
t
CAS
t
ACH
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM42BDS640AGTD9IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42DL1624DB70IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42DL1614DB70IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42DL1614DB85IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
| AM42DL1614DT70IT | Stacked Multi-Chip Package (MCP) Flash Memory and SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM42BDS640AGTD9IT | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only, Simultaneous Operation, Burst Mode Flash Memory and 16 Mbit (1 M x 16-Bit) Static RAM |
| AM42DL1612DB30IS | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
| AM42DL1612DB30IT | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
| AM42DL1612DB35IS | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
| AM42DL1612DB35IT | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am29DL16xD 16 Megabit (2 M x 8-Bit/1 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory and 2 Mbit (128 K x 16-Bit) Static RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。