2-28 Revision 16 Timing Characteristics Applies to 1.5 V DC Core Voltage Applies to 1.2 V DC" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� AGLP125V5-CS281
寤犲晢锛� Microsemi SoC
鏂囦欢闋佹暩(sh霉)锛� 72/134闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC FPGA IGLOO PLUS 125K 281-CSP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 184
绯诲垪锛� IGLOO PLUS
閭忚集鍏冧欢/鍠厓鏁�(sh霉)锛� 3120
RAM 浣嶇附瑷堬細 36864
杓稿叆/杓稿嚭鏁�(sh霉)锛� 212
闁€鏁�(sh霉)锛� 125000
闆绘簮闆诲锛� 1.425 V ~ 1.575 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
宸ヤ綔婧害锛� 0°C ~ 70°C
灏佽/澶栨锛� 281-TFBGA锛孋SBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 281-CSP锛�10x10锛�
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�鐣�(d膩ng)鍓嶇72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�绗�90闋�绗�91闋�绗�92闋�绗�93闋�绗�94闋�绗�95闋�绗�96闋�绗�97闋�绗�98闋�绗�99闋�绗�100闋�绗�101闋�绗�102闋�绗�103闋�绗�104闋�绗�105闋�绗�106闋�绗�107闋�绗�108闋�绗�109闋�绗�110闋�绗�111闋�绗�112闋�绗�113闋�绗�114闋�绗�115闋�绗�116闋�绗�117闋�绗�118闋�绗�119闋�绗�120闋�绗�121闋�绗�122闋�绗�123闋�绗�124闋�绗�125闋�绗�126闋�绗�127闋�绗�128闋�绗�129闋�绗�130闋�绗�131闋�绗�132闋�绗�133闋�绗�134闋�
IGLOO PLUS DC and Switching Characteristics
2-28
Revision 16
Timing Characteristics
Applies to 1.5 V DC Core Voltage
Applies to 1.2 V DC Core Voltage
Table 2-36 3.3 V LVTTL / 3.3 V LVCMOS Low Slew 鈥� Applies to 1.5 V DC Core Voltage
Commercial-Case Conditions: TJ = 70掳C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V
Drive Strength
Speed Grade
tDOUT
tDP
tDIN
tPY
tPYS
tEOUT
tZL
tZH
tLZ
tHZ
Units
4 mA
STD
0.97
3.94 0.18 0.85
1.15
0.66
4.02 3.46 1.82 1.87
ns
6 mA
STD
0.97
3.20 0.18 0.85
1.15
0.66
3.27 2.94 2.04 2.27
ns
8 mA
STD
0.97
3.20 0.18 0.85
1.15
0.66
3.27 2.94 2.04 2.27
ns
12 mA
STD
0.97
2.72 0.18 0.85
1.15
0.66
2.78 2.57 2.20 2.53
ns
16 mA
STD
0.97
2.72 0.18 0.85
1.15
0.66
2.78 2.57 2.20 2.53
ns
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
Table 2-37 3.3 V LVTTL / 3.3 V LVCMOS High Slew 鈥� Applies to 1.5 V DC Core Voltage
Commercial-Case Conditions: TJ = 70掳C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 3.0 V
Drive Strength
Speed Grade
tDOUT
tDP
tDIN
tPY
tPYS
tEOUT
tZL
tZH
tLZ
tHZ
Units
4 mA
STD
0.97
2.36 0.18 0.85
1.15
0.66
2.41 1.90 1.82 1.98
ns
6 mA
STD
0.97
1.96 0.18 0.85
1.15
0.66
2.01 1.56 2.04 2.38
ns
8 mA
STD
0.97
1.96 0.18 0.85
1.15
0.66
2.01 1.56 2.04 2.38
ns
12 mA
STD
0.97
1.76 0.18 0.85
1.15
0.66
1.80 1.39 2.20 2.64
ns
16 mA
STD
0.97
1.76 0.18 0.85
1.15
0.66
1.80 1.39 2.20 2.64
ns
Notes:
1. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
2. Software default selection highlighted in gray.
Table 2-38 3.3 V LVTTL / 3.3 V LVCMOS Low Slew 鈥� Applies to 1.2 V DC Core Voltage
Commercial-Case Conditions: TJ = 70掳C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V
Drive Strength
Speed Grade
tDOUT
tDP
tDIN
tPY
tPYS
tEOUT
tZL
tZH
tLZ
tHZ
Units
4 mA
STD
0.98
4.56 0.19 0.99
1.37
0.67
4.63 3.98 2.26 2.57
ns
6 mA
STD
0.98
3.80 0.19 0.99
1.37
0.67
3.96 3.45 2.49 2.98
ns
8 mA
STD
0.98
3.80 0.19 0.99
137
0.67
3.86 3.45 2.49 2.98
ns
12 mA
STD
0.98
3.31 0.19 0.99
1.37
0.67
3.36 3.07 2.65 3.25
ns
16 mA
STD
0.98
3.31 0.19 0.99
1.37
0.67
3.36 3.07 2.65 3.25
ns
Note: For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
Table 2-39 3.3 V LVTTL / 3.3 V LVCMOS High Slew 鈥� Applies to 1.2 V DC Core Voltage
Commercial-Case Conditions: TJ = 70掳C, Worst-Case VCC = 1.14 V, Worst-Case VCCI = 3.0 V
Drive Strength
Speed Grade
tDOUT
tDP
tDIN
tPY
tPYS
tEOUT
tZL
tZH
tLZ
tHZ
Units
4 mA
STD
0.98
2.92 0.19 0.99
1.37
0.67
2.97 2.38 2.25 2.70
ns
6 mA
STD
0.98
2.52 0.19 0.99
1.37
0.67
2.56 2.03 2.49 3.11
ns
8 mA
STD
0.98
2.52 0.19 0.99
1.37
0.67
2.56 2.03 2.49 3.11
ns
12 mA
STD
0.98
2.31 0.19 0.99
1.37
0.67
2.34 1.86 2.65 3.38
ns
16 mA
STD
0.98
2.31 0.19 0.99
1.37
0.67
2.34 1.86 2.65 3.38
ns
Notes:
1. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
2. Software default selection highlighted in gray
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
RBB90DHAT CONN EDGECARD 180PS R/A .050 DIP
AGLP125V5-CSG281 IC FPGA IGLOO PLUS 125K 281-CSP
RSA50DRMS CONN EDGECARD 100POS .125 SQ WW
AGLP060V2-CSG289 IC FPGA IGLOO PLUS 60K 289-CSP
AGLP060V2-CS289 IC FPGA IGLOO PLUS 60K 289-CSP
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AGLP125V5-CS281I 鍔熻兘鎻忚堪:IC FPGA IGLOO PLUS 125K 281-CSP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:IGLOO PLUS 妯�(bi膩o)婧�(zh菙n)鍖呰:90 绯诲垪:ProASIC3 LAB/CLB鏁�(sh霉):- 閭忚集鍏冧欢/鍠厓鏁�(sh霉):- RAM 浣嶇附瑷�:36864 杓稿叆/杓稿嚭鏁�(sh霉):157 闁€鏁�(sh霉):250000 闆绘簮闆诲:1.425 V ~ 1.575 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 125°C 灏佽/澶栨:256-LBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:256-FPBGA锛�17x17锛�
AGLP125-V5CS289 鍒堕€犲晢:ACTEL 鍒堕€犲晢鍏ㄧū:Actel Corporation 鍔熻兘鎻忚堪:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology
AGLP125V5-CS289 鍔熻兘鎻忚堪:IC FPGA IGLOO PLUS 125K 289-CSP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫村彲绶ㄧ▼闁€闄e垪锛� 绯诲垪:IGLOO PLUS 妯�(bi膩o)婧�(zh菙n)鍖呰:152 绯诲垪:IGLOO PLUS LAB/CLB鏁�(sh霉):- 閭忚集鍏冧欢/鍠厓鏁�(sh霉):792 RAM 浣嶇附瑷�:- 杓稿叆/杓稿嚭鏁�(sh霉):120 闁€鏁�(sh霉):30000 闆绘簮闆诲:1.14 V ~ 1.575 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 85°C 灏佽/澶栨:289-TFBGA锛孋SBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:289-CSP锛�14x14锛�
AGLP125-V5CS289ES 鍒堕€犲晢:ACTEL 鍒堕€犲晢鍏ㄧū:Actel Corporation 鍔熻兘鎻忚堪:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology
AGLP125-V5CS289I 鍒堕€犲晢:ACTEL 鍒堕€犲晢鍏ㄧū:Actel Corporation 鍔熻兘鎻忚堪:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology