參數(shù)資料
型號(hào): ADV7310
廠商: Analog Devices, Inc.
英文描述: Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
中文描述: 多格式視頻編碼器216兆赫六噪聲整形的12位DAC
文件頁數(shù): 35/84頁
文件大小: 1099K
代理商: ADV7310
REV. A
ADV7310/ADV7311
–35–
HD TIMING RESET
A timing reset is achieved by toggling the HD timing reset control
bit [Subaddress 14h, Bit 0] from 0 to 1. In this state the horizontal
and vertical counters will remain reset. When this bit is set back
to 0, the internal counters will commence counting again.
The minimum time the pin has to be held high is one clock
cycle; otherwise, this reset signal might not be recognized. This
timing reset applies to the HD timing counters only.
Table V. Async Timing Mode Truth Table
Reference
in Figure 29
P_HSYNC
P_VSYNC
P_BLANK
*
Reference
1
0
0
0
1
1
1
0
0
1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0
0
1
1
0
50% point of falling edge of trilevel horizontal sync signal
25% point of rising edge of trilevel horizontal sync signal
50% point of falling edge of trilevel horizontal sync signal
50% start of active video
50% end of active video
a
b
c
d
e
*
When async timing mode is enabled,
P_BLANK
, Pin 25, becomes an active high input.
P_BLANK
is set to active low at Address 10h, Bit 6.
相關(guān)PDF資料
PDF描述
ADV7310KST Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7311 Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7311KST Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs
ADV7312 Multiformat 11-Bit HDTV Video Encoder
ADV7312KST Multiformat 11-Bit HDTV Video Encoder
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV73105805 制造商:LG Corporation 功能描述:Frame Assembly
ADV73106601 制造商:LG Corporation 功能描述:Frame Assembly
ADV73106602 制造商:LG Corporation 功能描述:Frame Assembly
ADV73106912 制造商:LG Corporation 功能描述:Frame Assembly
ADV73107005 制造商:LG Corporation 功能描述:Frame Assembly