參數(shù)資料
型號： ADV7179BCP
廠商： ANALOG DEVICES INC
元件分類： 顏色信號轉(zhuǎn)換
英文描述： Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
中文描述： COLOR SIGNAL ENCODER, QCC40
封裝： 6 X 6 MM, MO-220VJJD-2, LFCSP-40
文件頁數(shù)： 44/52頁
文件大?。?/td> 488K
代理商： ADV7179BCP
ADV7174/ADV7179
APPENDIX 5—TELETEXT
TELETEXT INSERTION
t
PD
is the time needed by the ADV7174/ADV7179 to interpolate
input data on TTX and insert it onto the CVBS or Y outputs,
such that it appears t
SYNTTXOUT
= 10.2 μs after the leading edge of
the horizontal signal. Time TTX
DEL
is the pipeline delay time by
the source that is gated by the TTXREQ signal in order to
deliver TTX data.
Rev. A | Page 44 of 52
With the programmability offered with the TTXREQ signal on
the rising/falling edges, the TTX data is always inserted at the
correct position of 10.2 μs after the leading edge of horizontal
sync pulse, thus enabling a source interface with variable pipe-
line delays.
The width of the TTXREQ signal must always be maintained to
allow the insertion of 360 (to comply with the Teletext standard
PAL-WST) Teletext bits at a text data rate of 6.9375 Mbits/s.
This is achieved by setting TC03–TC00 to 0. The insertion
window is not open if the Teletext enable bit (MR35) is set to 0.
TELETEXT PROTOCOL
The relationship between the TTX bit clock (6.9375 MHz) and
the system clock (27 MHz) for 50 Hz is
(
.
)
027777
.
10
75
.
10
9375
75
.
4
6
6
27
=
×
×
=
MHz
MHz
Thus, 37 TTX bits correspond to 144 clocks (27 MHz) and each
bit has a width of almost four clock cycles. The ADV7174/
ADV7179 uses an internal sequencer and variable phase inter-
polation filter to minimize the phase jitter and thus generate a
band-limited signal that can be output on the CVBS and Y
outputs.
At the TTX input, the bit duration scheme repeats after every 37
TTX bits or 144 clock cycles. The protocol requires that TTX
Bits 10, 19, 28, and 37 are carried by three clock cycles and all
other bits by four clock cycles. After 37 TTX bits, the next bits
with three clock cycles are 47, 56, 65, and 74. This scheme holds
for all following cycles of 37 TTX bits until all 360 TTX bits are
completed. All Teletext lines are implemented in the same way.
Individual control of Teletext lines is controlled by Teletext
setup registers.
ADDRESS AND DATA
RUN-IN CLOCK
TELETEXT VBI LINE
45 BYTES (360 BITS) – PAL
0
Figure 59. Teletext VBI Line
PROGRAMMABLE PULSE EDGES
t
PD
t
PD
CVBS/Y
HSYNC
TTXREQ
TTX
DATA
t
SYNTTXOUT
= 10.2
μ
s
t
TTX
DEL
= TTXREQ TO TTX (PROGRAMMABLE RANGE = 4 BITS [0–15 CLOCK CYCLES])
t
SYNTTXOUT
10.2
μ
s
TTX
DEL
TTX
ST
0
Figure 60. Teletext Functionality
相關(guān)PDF資料
PDF描述
ADV7179BCP-REEL Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7179KCP Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7179KCP-REEL Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7175A High Quality, 10-Bit, Digital CCIR-601 to PAL/NTSC Video Encoder
ADV7175AKS High Quality, 10-Bit, Digital CCIR-601 to PAL/NTSC Video Encoder
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7179BCP1 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7179BCP-REEL 制造商:Analog Devices 功能描述:Video Encoder 3DAC 10-Bit 40-Pin LFCSP EP T/R
ADV7179BCP-REEL1 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
ADV7179BCPZ 功能描述:IC ENCODER VID NTSC/PAL 40LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7179BCPZ2 制造商:AD 制造商全稱:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*